luban.patch 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177
  1. diff --git a/target/linux/ramips/dts/mt7621_jdcloud_luban.dts b/target/linux/ramips/dts/mt7621_jdcloud_luban.dts
  2. new file mode 100644
  3. index 0000000..ed1ebed
  4. --- /dev/null
  5. +++ b/target/linux/ramips/dts/mt7621_jdcloud_luban.dts
  6. @@ -0,0 +1,171 @@
  7. +#include "mt7621.dtsi"
  8. +
  9. +#include <dt-bindings/gpio/gpio.h>
  10. +#include <dt-bindings/input/input.h>
  11. +
  12. +/ {
  13. + compatible = "jdcloud,luban", "mediatek,mt7621-soc";
  14. + model = "JDCloud luban";
  15. +
  16. + aliases {
  17. + led-boot = &led_r1;
  18. + led-failsafe = &led_r1;
  19. + led-running = &led_g1;
  20. + led-upgrade = &led_b1;
  21. + label-mac-device = &gmac0;
  22. + };
  23. +
  24. + chosen {
  25. + bootargs = "console=ttyS0,115200n8";
  26. + };
  27. +
  28. + leds {
  29. + compatible = "gpio-leds";
  30. +
  31. + led_r1: led_r1 {
  32. + label = "led_r1";
  33. + gpios = <&gpio 6 GPIO_ACTIVE_LOW>;
  34. + default-state = "on";
  35. + };
  36. +
  37. + led_b1: led_b1 {
  38. + label = "led_b1";
  39. + gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
  40. + };
  41. +
  42. + led_g1: led_g1 {
  43. + label = "led_g1";
  44. + gpios = <&gpio 8 GPIO_ACTIVE_LOW>;
  45. + };
  46. + };
  47. +
  48. + keys {
  49. + compatible = "gpio-keys";
  50. +
  51. + reset {
  52. + label = "reset";
  53. + gpios = <&gpio 18 GPIO_ACTIVE_LOW>;
  54. + linux,code = <KEY_RESTART>;
  55. + };
  56. +
  57. + wps {
  58. + label = "wps";
  59. + gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
  60. + linux,code = <KEY_WPS_BUTTON>;
  61. + };
  62. + };
  63. +};
  64. +
  65. +&spi0 {
  66. + status = "okay";
  67. +
  68. + flash@0 {
  69. + compatible = "jedec,spi-nor";
  70. + reg = <0>;
  71. + spi-max-frequency = <10000000>;
  72. + broken-flash-reset;
  73. +
  74. + partitions {
  75. + compatible = "fixed-partitions";
  76. + #address-cells = <1>;
  77. + #size-cells = <1>;
  78. +
  79. + partition@0 {
  80. + label = "u-boot";
  81. + reg = <0x0 0x40000>;
  82. + read-only;
  83. + };
  84. +
  85. + partition@40000 {
  86. + label = "u-boot-env";
  87. + reg = <0x40000 0x10000>;
  88. + read-only;
  89. + };
  90. +
  91. + factory: partition@50000 {
  92. + label = "factory";
  93. + reg = <0x50000 0x40000>;
  94. + read-only;
  95. + };
  96. +
  97. + partition@90000 {
  98. + compatible = "denx,uimage";
  99. + label = "firmware";
  100. + reg = <0x90000 0xf70000>;
  101. + };
  102. + };
  103. + };
  104. +};
  105. +
  106. +&state_default {
  107. + gpio {
  108. + groups = "i2c", "uart2", "uart3";
  109. + function = "gpio";
  110. + };
  111. +};
  112. +
  113. +&sdhci {
  114. + status = "okay";
  115. +};
  116. +
  117. +&gmac0 {
  118. + nvmem-cells = <&macaddr_factory_3fff4>;
  119. + nvmem-cell-names = "mac-address";
  120. +};
  121. +
  122. +&switch0 {
  123. + ports {
  124. + port@0 {
  125. + status = "okay";
  126. + label = "lan4";
  127. + };
  128. +
  129. + port@1 {
  130. + status = "okay";
  131. + label = "lan3";
  132. + };
  133. +
  134. + port@2 {
  135. + status = "okay";
  136. + label = "lan2";
  137. + };
  138. +
  139. + port@3 {
  140. + status = "okay";
  141. + label = "lan1";
  142. + };
  143. +
  144. + port@4 {
  145. + status = "okay";
  146. + label = "wan";
  147. + nvmem-cells = <&macaddr_factory_3fffa>;
  148. + nvmem-cell-names = "mac-address";
  149. + };
  150. + };
  151. +};
  152. +
  153. +&pcie {
  154. + status = "okay";
  155. +};
  156. +
  157. +&pcie1 {
  158. + wifi@0,0 {
  159. + compatible = "mediatek,mt76";
  160. + reg = <0x0000 0 0 0 0>;
  161. + mediatek,mtd-eeprom = <&factory 0x0>;
  162. + };
  163. +};
  164. +
  165. +&factory {
  166. + compatible = "nvmem-cells";
  167. + #address-cells = <1>;
  168. + #size-cells = <1>;
  169. +
  170. + macaddr_factory_3fff4: macaddr@3fff4 {
  171. + reg = <0x3fff4 0x6>;
  172. + };
  173. +
  174. + macaddr_factory_3fffa: macaddr@3fffa {
  175. + reg = <0x3fffa 0x6>;
  176. + };
  177. +};