|
|
@@ -20,7 +20,7 @@
|
|
|
/******************/
|
|
|
/* Chip Revisions */
|
|
|
/******************/
|
|
|
-@@ -1381,6 +1394,9 @@ static bool ath9k_hw_set_reset(struct at
|
|
|
+@@ -1382,6 +1395,9 @@ static bool ath9k_hw_set_reset(struct at
|
|
|
if (AR_SREV_9100(ah))
|
|
|
udelay(50);
|
|
|
|
|
|
@@ -30,7 +30,7 @@
|
|
|
return true;
|
|
|
}
|
|
|
|
|
|
-@@ -1480,6 +1496,9 @@ static bool ath9k_hw_chip_reset(struct a
|
|
|
+@@ -1481,6 +1497,9 @@ static bool ath9k_hw_chip_reset(struct a
|
|
|
ar9003_hw_internal_regulator_apply(ah);
|
|
|
ath9k_hw_init_pll(ah, chan);
|
|
|
|
|
|
@@ -40,7 +40,7 @@
|
|
|
return true;
|
|
|
}
|
|
|
|
|
|
-@@ -1781,8 +1800,14 @@ static int ath9k_hw_do_fastcc(struct ath
|
|
|
+@@ -1782,8 +1801,14 @@ static int ath9k_hw_do_fastcc(struct ath
|
|
|
if (AR_SREV_9271(ah))
|
|
|
ar9002_hw_load_ani_reg(ah, chan);
|
|
|
|
|
|
@@ -55,7 +55,7 @@
|
|
|
return -EINVAL;
|
|
|
}
|
|
|
|
|
|
-@@ -2036,6 +2061,9 @@ int ath9k_hw_reset(struct ath_hw *ah, st
|
|
|
+@@ -2037,6 +2062,9 @@ int ath9k_hw_reset(struct ath_hw *ah, st
|
|
|
ath9k_hw_set_radar_params(ah);
|
|
|
}
|
|
|
|