|
@@ -2207,27 +2207,15 @@ static int msdc_drv_probe(struct platform_device *pdev)
|
|
|
int ret;
|
|
|
u32 reg;
|
|
|
|
|
|
- // Set the pins for sdxc to sdxc mode
|
|
|
- //FIXME: this should be done by pinctl and not by the sd driver
|
|
|
- if (ralink_soc == MT762X_SOC_MT7620A ||
|
|
|
- ralink_soc == MT762X_SOC_MT7621AT) {
|
|
|
- reg = sdr_read32((void __iomem *)(RALINK_SYSCTL_BASE +
|
|
|
- 0x60)) & ~(0x3 << 18);
|
|
|
- if (ralink_soc == MT762X_SOC_MT7620A)
|
|
|
- reg |= 0x1 << 18;
|
|
|
- } else {
|
|
|
+ //FIXME: this should be done by pinconf and not by the sd driver
|
|
|
+ if (ralink_soc == MT762X_SOC_MT7688 ||
|
|
|
+ ralink_soc == MT762X_SOC_MT7628AN) {
|
|
|
+ /* set EPHY pads to digital mode */
|
|
|
reg = sdr_read32((void __iomem *)(RALINK_SYSCTL_BASE + 0x3c));
|
|
|
reg |= 0x1e << 16;
|
|
|
sdr_write32((void __iomem *)(RALINK_SYSCTL_BASE + 0x3c), reg);
|
|
|
- reg = sdr_read32((void __iomem *)(RALINK_SYSCTL_BASE +
|
|
|
- 0x60)) & ~(0x3 << 10);
|
|
|
-#if defined(CONFIG_MTK_MMC_EMMC_8BIT)
|
|
|
- reg |= 0x3 << 26 | 0x3 << 28 | 0x3 << 30;
|
|
|
-#endif
|
|
|
}
|
|
|
|
|
|
- sdr_write32((void __iomem *)(RALINK_SYSCTL_BASE + 0x60), reg);
|
|
|
-
|
|
|
hw = &msdc0_hw;
|
|
|
|
|
|
if (of_property_read_bool(pdev->dev.of_node, "mtk,wp-en"))
|