|
@@ -10,10 +10,12 @@
|
|
|
};
|
|
};
|
|
|
|
|
|
|
|
cpus {
|
|
cpus {
|
|
|
-@@ -234,6 +237,26 @@
|
|
|
|
|
|
|
+@@ -234,6 +237,28 @@
|
|
|
assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
|
|
assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
|
|
|
assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
|
|
assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
|
|
|
non-removable;
|
|
non-removable;
|
|
|
|
|
++ #address-cells = <1>;
|
|
|
|
|
++ #size-cells = <0>;
|
|
|
+
|
|
+
|
|
|
+ card@0 {
|
|
+ card@0 {
|
|
|
+ compatible = "mmc-card";
|
|
+ compatible = "mmc-card";
|
|
@@ -37,10 +39,12 @@
|
|
|
};
|
|
};
|
|
|
|
|
|
|
|
&mmc1 {
|
|
&mmc1 {
|
|
|
-@@ -249,6 +272,26 @@
|
|
|
|
|
|
|
+@@ -249,6 +274,28 @@
|
|
|
vqmmc-supply = <®_3p3v>;
|
|
vqmmc-supply = <®_3p3v>;
|
|
|
assigned-clocks = <&topckgen CLK_TOP_MSDC30_1_SEL>;
|
|
assigned-clocks = <&topckgen CLK_TOP_MSDC30_1_SEL>;
|
|
|
assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
|
|
assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
|
|
|
|
|
++ #address-cells = <1>;
|
|
|
|
|
++ #size-cells = <0>;
|
|
|
+
|
|
+
|
|
|
+ card@0 {
|
|
+ card@0 {
|
|
|
+ compatible = "mmc-card";
|
|
+ compatible = "mmc-card";
|
|
@@ -64,7 +68,7 @@
|
|
|
};
|
|
};
|
|
|
|
|
|
|
|
&nandc {
|
|
&nandc {
|
|
|
-@@ -282,15 +325,30 @@
|
|
|
|
|
|
|
+@@ -282,15 +329,30 @@
|
|
|
read-only;
|
|
read-only;
|
|
|
};
|
|
};
|
|
|
|
|
|