Przeglądaj źródła

ipq40xx: dts: convert WIA3300-20 SPI chipselect to hardware mode

On ipq40xx platform, some specific GPIO can be configured as hardware
controlled SPI CS pin. This commit is an example of how to convert the
chipselect pin to the hardware CS mode.

Signed-off-by: Shiji Yang <[email protected]>
Link: https://github.com/openwrt/openwrt/pull/20478
Signed-off-by: Hauke Mehrtens <[email protected]>
Shiji Yang 2 miesięcy temu
rodzic
commit
7bbbe77504

+ 1 - 11
target/linux/ipq40xx/files-6.12/arch/arm/boot/dts/qcom/qcom-ipq4019-wia3300-20.dts

@@ -126,8 +126,6 @@
 	pinctrl-0 = <&spi0_pins>;
 	pinctrl-0 = <&spi0_pins>;
 	pinctrl-names = "default";
 	pinctrl-names = "default";
 
 
-	cs-gpios = <&tlmm 12 GPIO_ACTIVE_LOW>;
-
 	flash@0 {
 	flash@0 {
 		compatible = "jedec,spi-nor";
 		compatible = "jedec,spi-nor";
 		spi-max-frequency = <24000000>;
 		spi-max-frequency = <24000000>;
@@ -398,19 +396,11 @@
 
 
 	spi0_pins: spi0_pinmux {
 	spi0_pins: spi0_pinmux {
 		blsp_spi0 {
 		blsp_spi0 {
-			pins = "gpio13", "gpio14", "gpio15";
+			pins = "gpio12", "gpio13", "gpio14", "gpio15";
 			function = "blsp_spi0";
 			function = "blsp_spi0";
 			drive-strength = <4>;
 			drive-strength = <4>;
 			bias-disable;
 			bias-disable;
 		};
 		};
-
-		gpio {
-			pins = "gpio12";
-			function = "gpio";
-			drive-strength = <4>;
-			bias-disable;
-			output-high;
-		};
 	};
 	};
 };
 };