|
@@ -88,6 +88,14 @@
|
|
clock-names = "wdt";
|
|
clock-names = "wdt";
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+ pci_intc: interrupt-controller@18060018 {
|
|
|
|
+ compatible = "qca,ar7100-misc-intc";
|
|
|
|
+ reg = <0x18060018 0x4>;
|
|
|
|
+ interrupt-parent = <&cpuintc>;
|
|
|
|
+ interrupts = <2>;
|
|
|
|
+ interrupt-controller;
|
|
|
|
+ #interrupt-cells = <1>;
|
|
|
|
+ };
|
|
|
|
|
|
rst: reset-controller@18060024 {
|
|
rst: reset-controller@18060024 {
|
|
compatible = "qca,ar7100-reset";
|
|
compatible = "qca,ar7100-reset";
|
|
@@ -105,14 +113,17 @@
|
|
reg-names = "cfg_base";
|
|
reg-names = "cfg_base";
|
|
ranges = <0x2000000 0 0x10000000 0x10000000 0 0x07000000 /* pci memory */
|
|
ranges = <0x2000000 0 0x10000000 0x10000000 0 0x07000000 /* pci memory */
|
|
0x1000000 0 0x00000000 0x0000000 0 0x000001>; /* io space */
|
|
0x1000000 0 0x00000000 0x0000000 0 0x000001>; /* io space */
|
|
- interrupt-parent = <&cpuintc>;
|
|
|
|
- interrupts = <2>;
|
|
|
|
|
|
|
|
- interrupt-controller;
|
|
|
|
|
|
+ interrupt-parent = <&pci_intc>;
|
|
|
|
+ interrupts = <4>;
|
|
|
|
+
|
|
#interrupt-cells = <1>;
|
|
#interrupt-cells = <1>;
|
|
|
|
|
|
- interrupt-map-mask = <0 0 0 1>;
|
|
|
|
- interrupt-map = <0 0 0 0 &pcie0 0>;
|
|
|
|
|
|
+ interrupt-map-mask = <0xf800 0 0 0>;
|
|
|
|
+ interrupt-map = <0x8800 0 0 0 &pci_intc 0
|
|
|
|
+ 0x9000 0 0 0 &pci_intc 1
|
|
|
|
+ 0x9800 0 0 0 &pci_intc 2>;
|
|
|
|
+
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
};
|