|
|
@@ -48,7 +48,7 @@
|
|
|
};
|
|
|
|
|
|
timer: timer@100 {
|
|
|
- compatible = "ralink,rt3352-timer", "ralink,rt2880-timer";
|
|
|
+ compatible = "ralink,rt2880-timer";
|
|
|
reg = <0x100 0x20>;
|
|
|
|
|
|
clocks = <&sysc 4>;
|
|
|
@@ -58,7 +58,7 @@
|
|
|
};
|
|
|
|
|
|
watchdog: watchdog@120 {
|
|
|
- compatible = "ralink,rt3352-wdt", "ralink,rt2880-wdt";
|
|
|
+ compatible = "ralink,rt2880-wdt";
|
|
|
reg = <0x120 0x10>;
|
|
|
|
|
|
clocks = <&sysc 5>;
|
|
|
@@ -71,7 +71,7 @@
|
|
|
};
|
|
|
|
|
|
intc: intc@200 {
|
|
|
- compatible = "ralink,rt3352-intc", "ralink,rt2880-intc";
|
|
|
+ compatible = "ralink,rt2880-intc";
|
|
|
reg = <0x200 0x100>;
|
|
|
|
|
|
interrupt-controller;
|
|
|
@@ -82,7 +82,7 @@
|
|
|
};
|
|
|
|
|
|
memc: memc@300 {
|
|
|
- compatible = "ralink,rt3352-memc", "ralink,rt3050-memc";
|
|
|
+ compatible = "ralink,rt3050-memc";
|
|
|
reg = <0x300 0x100>;
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
@@ -90,7 +90,7 @@
|
|
|
};
|
|
|
|
|
|
uart: uart@500 {
|
|
|
- compatible = "ralink,rt3352-uart", "ralink,rt2880-uart", "ns16550a";
|
|
|
+ compatible = "ralink,rt3052-uart", "ralink,rt2880-uart", "ns16550a";
|
|
|
reg = <0x500 0x100>;
|
|
|
|
|
|
clocks = <&sysc 6>;
|
|
|
@@ -106,7 +106,7 @@
|
|
|
};
|
|
|
|
|
|
gpio0: gpio@600 {
|
|
|
- compatible = "ralink,rt3352-gpio", "ralink,rt2880-gpio";
|
|
|
+ compatible = "ralink,rt2880-gpio";
|
|
|
reg = <0x600 0x34>;
|
|
|
|
|
|
gpio-controller;
|
|
|
@@ -123,7 +123,7 @@
|
|
|
};
|
|
|
|
|
|
gpio1: gpio@638 {
|
|
|
- compatible = "ralink,rt3352-gpio", "ralink,rt2880-gpio";
|
|
|
+ compatible = "ralink,rt2880-gpio";
|
|
|
reg = <0x638 0x24>;
|
|
|
|
|
|
gpio-controller;
|
|
|
@@ -139,7 +139,7 @@
|
|
|
};
|
|
|
|
|
|
gpio2: gpio@660 {
|
|
|
- compatible = "ralink,rt3352-gpio", "ralink,rt2880-gpio";
|
|
|
+ compatible = "ralink,rt2880-gpio";
|
|
|
reg = <0x660 0x24>;
|
|
|
|
|
|
gpio-controller;
|
|
|
@@ -195,7 +195,7 @@
|
|
|
};
|
|
|
|
|
|
spi0: spi@b00 {
|
|
|
- compatible = "ralink,rt3352-spi", "ralink,rt2880-spi";
|
|
|
+ compatible = "ralink,rt2880-spi";
|
|
|
reg = <0xb00 0x40>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
@@ -212,7 +212,7 @@
|
|
|
};
|
|
|
|
|
|
spi1: spi@b40 {
|
|
|
- compatible = "ralink,rt3352-spi", "ralink,rt2880-spi";
|
|
|
+ compatible = "ralink,rt2880-spi";
|
|
|
reg = <0xb40 0x60>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
@@ -227,7 +227,7 @@
|
|
|
};
|
|
|
|
|
|
uartlite: uartlite@c00 {
|
|
|
- compatible = "ralink,rt3352-uart", "ralink,rt2880-uart", "ns16550a";
|
|
|
+ compatible = "ralink,rt3052-uart", "ralink,rt2880-uart", "ns16550a";
|
|
|
reg = <0xc00 0x100>;
|
|
|
|
|
|
clocks = <&sysc 11>;
|
|
|
@@ -314,7 +314,7 @@
|
|
|
};
|
|
|
|
|
|
ethernet: ethernet@10100000 {
|
|
|
- compatible = "ralink,rt3352-eth", "ralink,rt3050-eth";
|
|
|
+ compatible = "ralink,rt3050-eth";
|
|
|
reg = <0x10100000 0x10000>;
|
|
|
|
|
|
clocks = <&sysc 12>;
|
|
|
@@ -329,7 +329,7 @@
|
|
|
};
|
|
|
|
|
|
esw: esw@10110000 {
|
|
|
- compatible = "ralink,rt3352-esw", "ralink,rt3050-esw";
|
|
|
+ compatible = "ralink,rt3050-esw";
|
|
|
reg = <0x10110000 0x8000>;
|
|
|
|
|
|
resets = <&sysc 24>;
|