|
@@ -19,7 +19,7 @@ Signed-off-by: Felix Fietkau <[email protected]>
|
|
|
|
|
|
--- a/arch/mips/Kconfig
|
|
|
+++ b/arch/mips/Kconfig
|
|
|
-@@ -1450,6 +1450,7 @@ config CPU_CAVIUM_OCTEON
|
|
|
+@@ -1453,6 +1453,7 @@ config CPU_CAVIUM_OCTEON
|
|
|
select CPU_SUPPORTS_HUGEPAGES
|
|
|
select USB_EHCI_BIG_ENDIAN_MMIO
|
|
|
select MIPS_L1_CACHE_SHIFT_7
|
|
@@ -27,7 +27,7 @@ Signed-off-by: Felix Fietkau <[email protected]>
|
|
|
help
|
|
|
The Cavium Octeon processor is a highly integrated chip containing
|
|
|
many ethernet hardware widgets for networking tasks. The processor
|
|
|
-@@ -1705,6 +1706,9 @@ config MIPS_MALTA_PM
|
|
|
+@@ -1708,6 +1709,9 @@ config MIPS_MALTA_PM
|
|
|
bool
|
|
|
default y
|
|
|
|