|
@@ -1,115 +1,8 @@
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
|
|
-#include "rtl838x.dtsi"
|
|
|
-#include "rtl838x_hpe_1920.dtsi"
|
|
|
+#include "rtl8380_hpe_1920-8g.dtsi"
|
|
|
|
|
|
/ {
|
|
|
compatible = "hpe,1920-8g", "realtek,rtl838x-soc";
|
|
|
model = "HPE 1920-8G (JG920A)";
|
|
|
-
|
|
|
- gpio1: rtl8231-gpio {
|
|
|
- compatible = "realtek,rtl8231-gpio";
|
|
|
- #gpio-cells = <2>;
|
|
|
- gpio-controller;
|
|
|
- indirect-access-bus-id = <0>;
|
|
|
- };
|
|
|
-
|
|
|
- i2c0: i2c-gpio-0 {
|
|
|
- compatible = "i2c-gpio";
|
|
|
- sda-gpios = <&gpio1 23 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
|
- scl-gpios = <&gpio1 24 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
|
- i2c-gpio,delay-us = <2>;
|
|
|
- #address-cells = <1>;
|
|
|
- #size-cells = <0>;
|
|
|
- };
|
|
|
-
|
|
|
- sfp0: sfp-0 {
|
|
|
- compatible = "sff,sfp";
|
|
|
- i2c-bus = <&i2c0>;
|
|
|
- los-gpio = <&gpio1 26 GPIO_ACTIVE_HIGH>;
|
|
|
- mod-def0-gpio = <&gpio1 25 GPIO_ACTIVE_LOW>;
|
|
|
- // tx-fault and tx-disable unconnected
|
|
|
- };
|
|
|
-
|
|
|
- i2c1: i2c-gpio-1 {
|
|
|
- compatible = "i2c-gpio";
|
|
|
- sda-gpios = <&gpio1 13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
|
- scl-gpios = <&gpio1 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
|
- i2c-gpio,delay-us = <2>;
|
|
|
- #address-cells = <1>;
|
|
|
- #size-cells = <0>;
|
|
|
- };
|
|
|
-
|
|
|
- sfp1: sfp-1 {
|
|
|
- compatible = "sff,sfp";
|
|
|
- i2c-bus = <&i2c1>;
|
|
|
- los-gpio = <&gpio1 22 GPIO_ACTIVE_HIGH>;
|
|
|
- mod-def0-gpio = <&gpio1 21 GPIO_ACTIVE_LOW>;
|
|
|
- // tx-fault and tx-disable unconnected
|
|
|
- };
|
|
|
-};
|
|
|
-
|
|
|
-ðernet0 {
|
|
|
- mdio: mdio-bus {
|
|
|
- compatible = "realtek,rtl838x-mdio";
|
|
|
- regmap = <ðernet0>;
|
|
|
- #address-cells = <1>;
|
|
|
- #size-cells = <0>;
|
|
|
-
|
|
|
- INTERNAL_PHY(8)
|
|
|
- INTERNAL_PHY(9)
|
|
|
- INTERNAL_PHY(10)
|
|
|
- INTERNAL_PHY(11)
|
|
|
- INTERNAL_PHY(12)
|
|
|
- INTERNAL_PHY(13)
|
|
|
- INTERNAL_PHY(14)
|
|
|
- INTERNAL_PHY(15)
|
|
|
-
|
|
|
- INTERNAL_PHY(24)
|
|
|
- INTERNAL_PHY(26)
|
|
|
- };
|
|
|
-};
|
|
|
-
|
|
|
-&switch0 {
|
|
|
- ports {
|
|
|
- #address-cells = <1>;
|
|
|
- #size-cells = <0>;
|
|
|
-
|
|
|
- SWITCH_PORT(8, 1, internal)
|
|
|
- SWITCH_PORT(9, 2, internal)
|
|
|
- SWITCH_PORT(10, 3, internal)
|
|
|
- SWITCH_PORT(11, 4, internal)
|
|
|
- SWITCH_PORT(12, 5, internal)
|
|
|
- SWITCH_PORT(13, 6, internal)
|
|
|
- SWITCH_PORT(14, 7, internal)
|
|
|
- SWITCH_PORT(15, 8, internal)
|
|
|
-
|
|
|
- port@24 {
|
|
|
- reg = <24>;
|
|
|
- label = "lan9";
|
|
|
- phy-handle = <&phy24>;
|
|
|
- phy-mode = "1000base-x";
|
|
|
- managed = "in-band-status";
|
|
|
- sfp = <&sfp0>;
|
|
|
- };
|
|
|
-
|
|
|
- port@26 {
|
|
|
- reg = <26>;
|
|
|
- label = "lan10";
|
|
|
- phy-handle = <&phy26>;
|
|
|
- phy-mode = "1000base-x";
|
|
|
- managed = "in-band-status";
|
|
|
- sfp = <&sfp1>;
|
|
|
- };
|
|
|
-
|
|
|
- port@28 {
|
|
|
- ethernet = <ðernet0>;
|
|
|
- reg = <28>;
|
|
|
- phy-mode = "internal";
|
|
|
- fixed-link {
|
|
|
- speed = <1000>;
|
|
|
- full-duplex;
|
|
|
- };
|
|
|
- };
|
|
|
- };
|
|
|
};
|