|
|
@@ -6,6 +6,31 @@
|
|
|
compatible = "qca,ar9344";
|
|
|
};
|
|
|
|
|
|
+&cpuintc {
|
|
|
+ qca,ddr-wb-channel-interrupts = <3>, <4>, <5>;
|
|
|
+ qca,ddr-wb-channels = <&ddr_ctrl 2>, <&ddr_ctrl 0>,
|
|
|
+ <&ddr_ctrl 1>;
|
|
|
+};
|
|
|
+
|
|
|
+&rst {
|
|
|
+ intc2: interrupt-controller@2 {
|
|
|
+ compatible = "qca,ar9340-intc";
|
|
|
+
|
|
|
+ interrupt-parent = <&cpuintc>;
|
|
|
+ interrupts = <2>;
|
|
|
+
|
|
|
+ interrupt-controller;
|
|
|
+ #interrupt-cells = <1>;
|
|
|
+
|
|
|
+ qca,int-status-addr = <0xac>;
|
|
|
+ qca,pending-bits = <0xf>, /* wmac */
|
|
|
+ <0x1f0>; /* pcie rc1 */
|
|
|
+
|
|
|
+ qca,ddr-wb-channel-interrupts = <0>, <1>;
|
|
|
+ qca,ddr-wb-channels = <&ddr_ctrl 4>, <&ddr_ctrl 3>;
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
&apb {
|
|
|
pcie: pcie-controller@180c0000 {
|
|
|
compatible = "qcom,ar9340-pci", "qcom,ar7240-pci";
|
|
|
@@ -18,8 +43,8 @@
|
|
|
reg-names = "crp_base", "ctrl_base", "cfg_base";
|
|
|
ranges = <0x2000000 0 0x10000000 0x10000000 0 0x04000000 /* pci memory */
|
|
|
0x1000000 0 0x00000000 0x0000000 0 0x000001>; /* io space */
|
|
|
- interrupt-parent = <&cpuintc>;
|
|
|
- interrupts = <2>;
|
|
|
+ interrupt-parent = <&intc2>;
|
|
|
+ interrupts = <1>;
|
|
|
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <1>;
|
|
|
@@ -30,3 +55,8 @@
|
|
|
status = "disabled";
|
|
|
};
|
|
|
};
|
|
|
+
|
|
|
+&wmac {
|
|
|
+ interrupt-parent = <&intc2>;
|
|
|
+ interrupts = <0>;
|
|
|
+};
|