|
|
@@ -0,0 +1,276 @@
|
|
|
+// SPDX-License-Identifier: (GL-2.0 OR MIT)
|
|
|
+
|
|
|
+/dts-v1/;
|
|
|
+#include <dt-bindings/input/input.h>
|
|
|
+#include <dt-bindings/gpio/gpio.h>
|
|
|
+
|
|
|
+#include "mt7986b.dtsi"
|
|
|
+
|
|
|
+/ {
|
|
|
+ compatible = "mercusys,mr90x-v1", "mediatek,mt7986b";
|
|
|
+ model = "Mercusys MR90X v1";
|
|
|
+
|
|
|
+ aliases {
|
|
|
+ serial0 = &uart0;
|
|
|
+
|
|
|
+ led-boot = &led_status_green;
|
|
|
+ led-failsafe = &led_status_green;
|
|
|
+ led-running = &led_status_green;
|
|
|
+ led-upgrade = &led_status_green;
|
|
|
+ };
|
|
|
+
|
|
|
+ chosen {
|
|
|
+ stdout-path = "serial0:115200n8";
|
|
|
+ };
|
|
|
+
|
|
|
+ memory {
|
|
|
+ reg = <0 0x40000000 0 0x20000000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ keys {
|
|
|
+ compatible = "gpio-keys";
|
|
|
+
|
|
|
+ reset {
|
|
|
+ label = "reset";
|
|
|
+ gpios = <&pio 10 GPIO_ACTIVE_LOW>;
|
|
|
+ linux,code = <KEY_RESTART>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ leds {
|
|
|
+ compatible = "gpio-leds";
|
|
|
+
|
|
|
+ led-0 {
|
|
|
+ label = "green:lan2";
|
|
|
+ gpios = <&pio 7 GPIO_ACTIVE_LOW>;
|
|
|
+ };
|
|
|
+
|
|
|
+ led-1 {
|
|
|
+ label = "green:lan1";
|
|
|
+ gpios = <&pio 9 GPIO_ACTIVE_LOW>;
|
|
|
+ };
|
|
|
+
|
|
|
+ led-2 {
|
|
|
+ label = "green:lan0";
|
|
|
+ gpios = <&pio 12 GPIO_ACTIVE_LOW>;
|
|
|
+ };
|
|
|
+
|
|
|
+ led-3 {
|
|
|
+ label = "green:wan";
|
|
|
+ gpios = <&pio 13 GPIO_ACTIVE_LOW>;
|
|
|
+ };
|
|
|
+
|
|
|
+ led-4 {
|
|
|
+ label = "orange:status";
|
|
|
+ gpios = <&pio 16 GPIO_ACTIVE_HIGH>;
|
|
|
+ };
|
|
|
+
|
|
|
+ led_status_green: led-5 {
|
|
|
+ label = "green:status";
|
|
|
+ gpios = <&pio 17 GPIO_ACTIVE_HIGH>;
|
|
|
+ panic-indicator;
|
|
|
+ };
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&crypto {
|
|
|
+ status = "okay";
|
|
|
+};
|
|
|
+
|
|
|
+ð {
|
|
|
+ status = "okay";
|
|
|
+
|
|
|
+ gmac0: mac@0 {
|
|
|
+ compatible = "mediatek,eth-mac";
|
|
|
+ reg = <0>;
|
|
|
+ phy-mode = "2500base-x";
|
|
|
+
|
|
|
+ fixed-link {
|
|
|
+ speed = <2500>;
|
|
|
+ full-duplex;
|
|
|
+ pause;
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ gmac1: mac@1 {
|
|
|
+ compatible = "mediatek,eth-mac";
|
|
|
+ reg = <1>;
|
|
|
+ phy-handle = <&phy6>;
|
|
|
+ phy-mode = "2500base-x";
|
|
|
+ };
|
|
|
+
|
|
|
+ mdio: mdio-bus {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&mdio {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+
|
|
|
+ reset-gpios = <&pio 6 GPIO_ACTIVE_LOW>;
|
|
|
+ reset-delay-us = <1500000>;
|
|
|
+ reset-post-delay-us = <1000000>;
|
|
|
+
|
|
|
+ /* WAN/LAN 2.5Gbps phy
|
|
|
+ MaxLinear GPY211C0VC (SLNW8) */
|
|
|
+ phy6: phy@6 {
|
|
|
+ compatible = "ethernet-phy-ieee802.3-c45";
|
|
|
+ reg = <6>;
|
|
|
+ };
|
|
|
+
|
|
|
+ switch: switch@0 {
|
|
|
+ compatible = "mediatek,mt7531";
|
|
|
+ reg = <31>;
|
|
|
+ reset-gpios = <&pio 5 GPIO_ACTIVE_HIGH>;
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&switch {
|
|
|
+ ports {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+
|
|
|
+ /* WAN/LAN 1Gbps port */
|
|
|
+ port@0 {
|
|
|
+ reg = <0>;
|
|
|
+ label = "lan0";
|
|
|
+ };
|
|
|
+
|
|
|
+ /* LAN1 port */
|
|
|
+ port@1 {
|
|
|
+ reg = <1>;
|
|
|
+ label = "lan1";
|
|
|
+ };
|
|
|
+
|
|
|
+ /* LAN2 port */
|
|
|
+ port@2 {
|
|
|
+ reg = <2>;
|
|
|
+ label = "lan2";
|
|
|
+ };
|
|
|
+
|
|
|
+ port@6 {
|
|
|
+ reg = <6>;
|
|
|
+ ethernet = <&gmac0>;
|
|
|
+ phy-mode = "2500base-x";
|
|
|
+
|
|
|
+ fixed-link {
|
|
|
+ speed = <2500>;
|
|
|
+ full-duplex;
|
|
|
+ pause;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&pio {
|
|
|
+ spi_flash_pins: spi-flash-pins-33-to-38 {
|
|
|
+ mux {
|
|
|
+ function = "spi";
|
|
|
+ groups = "spi0", "spi0_wp_hold";
|
|
|
+ };
|
|
|
+ conf-pu {
|
|
|
+ pins = "SPI2_CS", "SPI2_HOLD", "SPI2_WP";
|
|
|
+ drive-strength = <8>;
|
|
|
+ mediatek,pull-up-adv = <0>; /* bias-disable */
|
|
|
+ };
|
|
|
+ conf-pd {
|
|
|
+ pins = "SPI2_CLK", "SPI2_MOSI", "SPI2_MISO";
|
|
|
+ drive-strength = <8>;
|
|
|
+ mediatek,pull-down-adv = <0>; /* bias-disable */
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ wf_2g_5g_pins: wf_2g_5g-pins {
|
|
|
+ mux {
|
|
|
+ function = "wifi";
|
|
|
+ groups = "wf_2g", "wf_5g";
|
|
|
+ };
|
|
|
+ conf {
|
|
|
+ pins = "WF0_HB1", "WF0_HB2", "WF0_HB3", "WF0_HB4",
|
|
|
+ "WF0_HB0", "WF0_HB0_B", "WF0_HB5", "WF0_HB6",
|
|
|
+ "WF0_HB7", "WF0_HB8", "WF0_HB9", "WF0_HB10",
|
|
|
+ "WF0_TOP_CLK", "WF0_TOP_DATA", "WF1_HB1",
|
|
|
+ "WF1_HB2", "WF1_HB3", "WF1_HB4", "WF1_HB0",
|
|
|
+ "WF1_HB5", "WF1_HB6", "WF1_HB7", "WF1_HB8",
|
|
|
+ "WF1_TOP_CLK", "WF1_TOP_DATA";
|
|
|
+ drive-strength = <4>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&spi0 {
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&spi_flash_pins>;
|
|
|
+ status = "okay";
|
|
|
+
|
|
|
+ spi_nand_flash: flash@0 {
|
|
|
+ compatible = "spi-nand";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
+ reg = <0>;
|
|
|
+
|
|
|
+ spi-max-frequency = <20000000>;
|
|
|
+ spi-tx-buswidth = <4>;
|
|
|
+ spi-rx-buswidth = <4>;
|
|
|
+
|
|
|
+ partitions: partitions {
|
|
|
+ compatible = "fixed-partitions";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
+
|
|
|
+ partition@0 {
|
|
|
+ label = "boot";
|
|
|
+ reg = <0x0 0x200000>;
|
|
|
+ read-only;
|
|
|
+ };
|
|
|
+
|
|
|
+ partition@200000 {
|
|
|
+ label = "u-boot-env";
|
|
|
+ reg = <0x200000 0x100000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ partition@300000 {
|
|
|
+ label = "ubi0";
|
|
|
+ reg = <0x300000 0x3200000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ partition@3500000 {
|
|
|
+ label = "ubi1";
|
|
|
+ reg = <0x3500000 0x3200000>;
|
|
|
+ read-only;
|
|
|
+ };
|
|
|
+
|
|
|
+ partition@6700000 {
|
|
|
+ label = "userconfig";
|
|
|
+ reg = <0x6700000 0x800000>;
|
|
|
+ read-only;
|
|
|
+ };
|
|
|
+
|
|
|
+ partition@6f00000 {
|
|
|
+ label = "tp_data";
|
|
|
+ reg = <0x6f00000 0x400000>;
|
|
|
+ read-only;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&trng {
|
|
|
+ status = "okay";
|
|
|
+};
|
|
|
+
|
|
|
+&uart0 {
|
|
|
+ status = "okay";
|
|
|
+};
|
|
|
+
|
|
|
+&watchdog {
|
|
|
+ status = "okay";
|
|
|
+};
|
|
|
+
|
|
|
+&wifi {
|
|
|
+ status = "okay";
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&wf_2g_5g_pins>;
|
|
|
+};
|
Mikhail Zhilkin