|
@@ -0,0 +1,154 @@
|
|
|
|
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
+
|
|
|
|
+#include "mt7621.dtsi"
|
|
|
|
+
|
|
|
|
+#include <dt-bindings/gpio/gpio.h>
|
|
|
|
+#include <dt-bindings/input/input.h>
|
|
|
|
+
|
|
|
|
+/ {
|
|
|
|
+ compatible = "linksys,re7000", "mediatek,mt7621-soc";
|
|
|
|
+ model = "Linksys RE7000";
|
|
|
|
+
|
|
|
|
+ aliases {
|
|
|
|
+ led-boot = &led_power;
|
|
|
|
+ led-failsafe = &led_power;
|
|
|
|
+ led-running = &led_power;
|
|
|
|
+ led-upgrade = &led_power;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ leds {
|
|
|
|
+ compatible = "gpio-leds";
|
|
|
|
+
|
|
|
|
+ wifi {
|
|
|
|
+ label = "orange:wifi";
|
|
|
|
+ gpios = <&gpio 9 GPIO_ACTIVE_HIGH>;
|
|
|
|
+ linux,default-trigger = "phy0tpt";
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ wps {
|
|
|
|
+ label = "orange:wps";
|
|
|
|
+ gpios = <&gpio 24 GPIO_ACTIVE_HIGH>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ led_power: power {
|
|
|
|
+ label = "green:power";
|
|
|
|
+ gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ keys {
|
|
|
|
+ compatible = "gpio-keys";
|
|
|
|
+
|
|
|
|
+ wps {
|
|
|
|
+ label = "wps";
|
|
|
|
+ gpios = <&gpio 12 GPIO_ACTIVE_LOW>;
|
|
|
|
+ linux,code = <KEY_WPS_BUTTON>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ reset {
|
|
|
|
+ label = "reset";
|
|
|
|
+ gpios = <&gpio 10 GPIO_ACTIVE_LOW>;
|
|
|
|
+ linux,code = <KEY_RESTART>;
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&spi0 {
|
|
|
|
+ status = "okay";
|
|
|
|
+
|
|
|
|
+ flash@0 {
|
|
|
|
+ compatible = "jedec,spi-nor";
|
|
|
|
+ reg = <0>;
|
|
|
|
+ spi-max-frequency = <10000000>;
|
|
|
|
+
|
|
|
|
+ partitions {
|
|
|
|
+ compatible = "fixed-partitions";
|
|
|
|
+ #address-cells = <1>;
|
|
|
|
+ #size-cells = <1>;
|
|
|
|
+
|
|
|
|
+ partition@0 {
|
|
|
|
+ label = "u-boot";
|
|
|
|
+ reg = <0x0 0x30000>;
|
|
|
|
+ read-only;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ partition@30000 {
|
|
|
|
+ label = "u-boot-env";
|
|
|
|
+ reg = <0x30000 0x1000>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ partition@32000 {
|
|
|
|
+ label = "config";
|
|
|
|
+ reg = <0x32000 0xe000>;
|
|
|
|
+ read-only;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ factory: partition@40000 {
|
|
|
|
+ label = "factory";
|
|
|
|
+ reg = <0x40000 0x10000>;
|
|
|
|
+ read-only;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ partition@50000 {
|
|
|
|
+ compatible = "denx,uimage";
|
|
|
|
+ label = "firmware";
|
|
|
|
+ reg = <0x50000 0xfb0000>;
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&state_default {
|
|
|
|
+ gpio {
|
|
|
|
+ groups = "i2c", "uart2", "rgmii2";
|
|
|
|
+ function = "gpio";
|
|
|
|
+ };
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&pcie {
|
|
|
|
+ status = "okay";
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&pcie0 {
|
|
|
|
+ mt76@0,0 {
|
|
|
|
+ reg = <0x0000 0 0 0 0>;
|
|
|
|
+ mediatek,mtd-eeprom = <&factory 0x0000>;
|
|
|
|
+ ieee80211-freq-limit = <2400000 2500000>;
|
|
|
|
+ };
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&pcie1 {
|
|
|
|
+ mt76@0,0 {
|
|
|
|
+ reg = <0x0000 0 0 0 0>;
|
|
|
|
+ mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
|
|
+ ieee80211-freq-limit = <5000000 6000000>;
|
|
|
|
+ };
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&gmac0 {
|
|
|
|
+ nvmem-cells = <&macaddr_factory_2e>;
|
|
|
|
+ nvmem-cell-names = "mac-address";
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+ðernet {
|
|
|
|
+ pinctrl-0 = <&mdio_pins>, <&rgmii1_pins>;
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&switch0 {
|
|
|
|
+ ports {
|
|
|
|
+ port@0 {
|
|
|
|
+ status = "okay";
|
|
|
|
+ label = "lan";
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+&factory {
|
|
|
|
+ compatible = "nvmem-cells";
|
|
|
|
+ #address-cells = <1>;
|
|
|
|
+ #size-cells = <1>;
|
|
|
|
+
|
|
|
|
+ macaddr_factory_2e: macaddr@2e {
|
|
|
|
+ reg = <0x2e 0x6>;
|
|
|
|
+ };
|
|
|
|
+};
|