|
|
@@ -280,32 +280,34 @@
|
|
|
reg = <0xf80000 0x80000>;
|
|
|
read-only;
|
|
|
|
|
|
- compatible = "nvmem-cells";
|
|
|
- #address-cells = <1>;
|
|
|
- #size-cells = <1>;
|
|
|
-
|
|
|
- macaddr_dp1: macaddr@0 {
|
|
|
- reg = <0x0 0x6>;
|
|
|
- };
|
|
|
-
|
|
|
- macaddr_dp2: macaddr@6 {
|
|
|
- reg = <0x6 0x6>;
|
|
|
- };
|
|
|
-
|
|
|
- macaddr_dp3: macaddr@c {
|
|
|
- reg = <0xc 0x6>;
|
|
|
- };
|
|
|
-
|
|
|
- macaddr_dp4: macaddr@12 {
|
|
|
- reg = <0x12 0x6>;
|
|
|
- };
|
|
|
-
|
|
|
- macaddr_dp5: macaddr@18 {
|
|
|
- reg = <0x18 0x6>;
|
|
|
- };
|
|
|
-
|
|
|
- caldata_qca9889: caldata@4d000 {
|
|
|
- reg = <0x4d000 0x844>;
|
|
|
+ nvmem-layout {
|
|
|
+ compatible = "fixed-layout";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
+
|
|
|
+ macaddr_dp1: macaddr@0 {
|
|
|
+ reg = <0x0 0x6>;
|
|
|
+ };
|
|
|
+
|
|
|
+ macaddr_dp2: macaddr@6 {
|
|
|
+ reg = <0x6 0x6>;
|
|
|
+ };
|
|
|
+
|
|
|
+ macaddr_dp3: macaddr@c {
|
|
|
+ reg = <0xc 0x6>;
|
|
|
+ };
|
|
|
+
|
|
|
+ macaddr_dp4: macaddr@12 {
|
|
|
+ reg = <0x12 0x6>;
|
|
|
+ };
|
|
|
+
|
|
|
+ macaddr_dp5: macaddr@18 {
|
|
|
+ reg = <0x18 0x6>;
|
|
|
+ };
|
|
|
+
|
|
|
+ caldata_qca9889: caldata@4d000 {
|
|
|
+ reg = <0x4d000 0x844>;
|
|
|
+ };
|
|
|
};
|
|
|
};
|
|
|
|