|
@@ -1,19 +1,17 @@
|
|
|
--- a/drivers/pci/controller/pcie-mediatek-gen3.c
|
|
|
+++ b/drivers/pci/controller/pcie-mediatek-gen3.c
|
|
|
-@@ -350,9 +350,15 @@ static int mtk_pcie_startup_port(struct
|
|
|
+@@ -350,7 +350,13 @@ static int mtk_pcie_startup_port(struct
|
|
|
msleep(100);
|
|
|
|
|
|
/* De-assert reset signals */
|
|
|
- val &= ~(PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB | PCIE_PE_RSTB);
|
|
|
+ val &= ~(PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB);
|
|
|
- writel_relaxed(val, pcie->base + PCIE_RST_CTRL_REG);
|
|
|
-
|
|
|
++ writel_relaxed(val, pcie->base + PCIE_RST_CTRL_REG);
|
|
|
++
|
|
|
+ msleep(100);
|
|
|
+
|
|
|
+ /* De-assert PERST# signals */
|
|
|
+ val &= ~(PCIE_PE_RSTB);
|
|
|
-+ writel_relaxed(val, port->base + PCIE_RST_CTRL_REG);
|
|
|
-+
|
|
|
+ writel_relaxed(val, pcie->base + PCIE_RST_CTRL_REG);
|
|
|
+
|
|
|
/* Check if the link is up or not */
|
|
|
- err = readl_poll_timeout(pcie->base + PCIE_LINK_STATUS_REG, val,
|
|
|
- !!(val & PCIE_PORT_LINKUP), 20,
|