775-v6.0-01-net-ethernet-stmicro-stmmac-move-queue-reset-to-dedi.patch 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. From f9ec5723c3dbfcede9c7b0dcdf85e401ce16316c Mon Sep 17 00:00:00 2001
  2. From: Christian Marangi <[email protected]>
  3. Date: Sat, 23 Jul 2022 16:29:29 +0200
  4. Subject: [PATCH 1/5] net: ethernet: stmicro: stmmac: move queue reset to
  5. dedicated functions
  6. Move queue reset to dedicated functions. This aside from a simple
  7. cleanup is also required to allocate a dma conf without resetting the tx
  8. queue while the device is temporarily detached as now the reset is not
  9. part of the dma init function and can be done later in the code flow.
  10. Signed-off-by: Christian Marangi <[email protected]>
  11. Signed-off-by: Jakub Kicinski <[email protected]>
  12. ---
  13. .../net/ethernet/stmicro/stmmac/stmmac_main.c | 59 ++++++++++---------
  14. 1 file changed, 31 insertions(+), 28 deletions(-)
  15. --- a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c
  16. +++ b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c
  17. @@ -130,6 +130,9 @@ static irqreturn_t stmmac_mac_interrupt(
  18. static irqreturn_t stmmac_safety_interrupt(int irq, void *dev_id);
  19. static irqreturn_t stmmac_msi_intr_tx(int irq, void *data);
  20. static irqreturn_t stmmac_msi_intr_rx(int irq, void *data);
  21. +static void stmmac_reset_rx_queue(struct stmmac_priv *priv, u32 queue);
  22. +static void stmmac_reset_tx_queue(struct stmmac_priv *priv, u32 queue);
  23. +static void stmmac_reset_queues_param(struct stmmac_priv *priv);
  24. static void stmmac_tx_timer_arm(struct stmmac_priv *priv, u32 queue);
  25. static void stmmac_flush_tx_descriptors(struct stmmac_priv *priv, int queue);
  26. @@ -1713,9 +1716,6 @@ static int __init_dma_rx_desc_rings(stru
  27. return -ENOMEM;
  28. }
  29. - rx_q->cur_rx = 0;
  30. - rx_q->dirty_rx = 0;
  31. -
  32. /* Setup the chained descriptor addresses */
  33. if (priv->mode == STMMAC_CHAIN_MODE) {
  34. if (priv->extend_desc)
  35. @@ -1821,12 +1821,6 @@ static int __init_dma_tx_desc_rings(stru
  36. tx_q->tx_skbuff[i] = NULL;
  37. }
  38. - tx_q->dirty_tx = 0;
  39. - tx_q->cur_tx = 0;
  40. - tx_q->mss = 0;
  41. -
  42. - netdev_tx_reset_queue(netdev_get_tx_queue(priv->dev, queue));
  43. -
  44. return 0;
  45. }
  46. @@ -2695,10 +2689,7 @@ static void stmmac_tx_err(struct stmmac_
  47. stmmac_stop_tx_dma(priv, chan);
  48. dma_free_tx_skbufs(priv, chan);
  49. stmmac_clear_tx_descriptors(priv, chan);
  50. - tx_q->dirty_tx = 0;
  51. - tx_q->cur_tx = 0;
  52. - tx_q->mss = 0;
  53. - netdev_tx_reset_queue(netdev_get_tx_queue(priv->dev, chan));
  54. + stmmac_reset_tx_queue(priv, chan);
  55. stmmac_init_tx_chan(priv, priv->ioaddr, priv->plat->dma_cfg,
  56. tx_q->dma_tx_phy, chan);
  57. stmmac_start_tx_dma(priv, chan);
  58. @@ -3783,6 +3774,8 @@ static int stmmac_open(struct net_device
  59. }
  60. }
  61. + stmmac_reset_queues_param(priv);
  62. +
  63. ret = stmmac_hw_setup(dev, true);
  64. if (ret < 0) {
  65. netdev_err(priv->dev, "%s: Hw setup failed\n", __func__);
  66. @@ -6412,6 +6405,7 @@ void stmmac_enable_rx_queue(struct stmma
  67. return;
  68. }
  69. + stmmac_reset_rx_queue(priv, queue);
  70. stmmac_clear_rx_descriptors(priv, queue);
  71. stmmac_init_rx_chan(priv, priv->ioaddr, priv->plat->dma_cfg,
  72. @@ -6473,6 +6467,7 @@ void stmmac_enable_tx_queue(struct stmma
  73. return;
  74. }
  75. + stmmac_reset_tx_queue(priv, queue);
  76. stmmac_clear_tx_descriptors(priv, queue);
  77. stmmac_init_tx_chan(priv, priv->ioaddr, priv->plat->dma_cfg,
  78. @@ -7400,6 +7395,25 @@ int stmmac_suspend(struct device *dev)
  79. }
  80. EXPORT_SYMBOL_GPL(stmmac_suspend);
  81. +static void stmmac_reset_rx_queue(struct stmmac_priv *priv, u32 queue)
  82. +{
  83. + struct stmmac_rx_queue *rx_q = &priv->rx_queue[queue];
  84. +
  85. + rx_q->cur_rx = 0;
  86. + rx_q->dirty_rx = 0;
  87. +}
  88. +
  89. +static void stmmac_reset_tx_queue(struct stmmac_priv *priv, u32 queue)
  90. +{
  91. + struct stmmac_tx_queue *tx_q = &priv->tx_queue[queue];
  92. +
  93. + tx_q->cur_tx = 0;
  94. + tx_q->dirty_tx = 0;
  95. + tx_q->mss = 0;
  96. +
  97. + netdev_tx_reset_queue(netdev_get_tx_queue(priv->dev, queue));
  98. +}
  99. +
  100. /**
  101. * stmmac_reset_queues_param - reset queue parameters
  102. * @priv: device pointer
  103. @@ -7410,22 +7424,11 @@ static void stmmac_reset_queues_param(st
  104. u32 tx_cnt = priv->plat->tx_queues_to_use;
  105. u32 queue;
  106. - for (queue = 0; queue < rx_cnt; queue++) {
  107. - struct stmmac_rx_queue *rx_q = &priv->rx_queue[queue];
  108. + for (queue = 0; queue < rx_cnt; queue++)
  109. + stmmac_reset_rx_queue(priv, queue);
  110. - rx_q->cur_rx = 0;
  111. - rx_q->dirty_rx = 0;
  112. - }
  113. -
  114. - for (queue = 0; queue < tx_cnt; queue++) {
  115. - struct stmmac_tx_queue *tx_q = &priv->tx_queue[queue];
  116. -
  117. - tx_q->cur_tx = 0;
  118. - tx_q->dirty_tx = 0;
  119. - tx_q->mss = 0;
  120. -
  121. - netdev_tx_reset_queue(netdev_get_tx_queue(priv->dev, queue));
  122. - }
  123. + for (queue = 0; queue < tx_cnt; queue++)
  124. + stmmac_reset_tx_queue(priv, queue);
  125. }
  126. /**