ipq8072-zbt-z800ax.dts 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. /dts-v1/;
  3. #include "ipq8074.dtsi"
  4. #include "ipq8074-hk-cpu.dtsi"
  5. #include "ipq8074-ess.dtsi"
  6. #include <dt-bindings/gpio/gpio.h>
  7. #include <dt-bindings/input/input.h>
  8. #include <dt-bindings/leds/common.h>
  9. / {
  10. model = "Zbtlink ZBT-Z800AX";
  11. compatible = "zbtlink,zbt-z800ax", "qcom,ipq8074";
  12. aliases {
  13. led-boot = &led_net;
  14. led-failsafe = &led_net;
  15. led-upgrade = &led_net;
  16. serial0 = &blsp1_uart5;
  17. /*
  18. * Aliases as required by u-boot
  19. * to patch MAC addresses
  20. */
  21. ethernet0 = &dp1;
  22. ethernet1 = &dp2;
  23. ethernet2 = &dp3;
  24. ethernet3 = &dp4;
  25. ethernet4 = &dp5;
  26. label-mac-device = &dp1;
  27. };
  28. chosen {
  29. stdout-path = "serial0:115200n8";
  30. bootargs-append = " root=/dev/ubiblock0_1";
  31. };
  32. gpio-export {
  33. compatible = "gpio-export";
  34. lte-power {
  35. gpio-export,name = "lte_power";
  36. gpio-export,output = <1>;
  37. gpios = <&tlmm 55 GPIO_ACTIVE_HIGH>;
  38. };
  39. };
  40. keys {
  41. compatible = "gpio-keys";
  42. pinctrl-0 = <&button_pins>;
  43. pinctrl-names = "default";
  44. reset {
  45. label = "reset";
  46. linux,code = <KEY_RESTART>;
  47. gpios = <&tlmm 34 GPIO_ACTIVE_LOW>;
  48. };
  49. wps {
  50. label = "wps";
  51. linux,code = <KEY_WPS_BUTTON>;
  52. gpios = <&tlmm 46 GPIO_ACTIVE_LOW>;
  53. };
  54. };
  55. leds {
  56. compatible = "gpio-leds";
  57. led_net: net {
  58. color = <LED_COLOR_ID_GREEN>;
  59. function = LED_FUNCTION_WAN_ONLINE;
  60. gpios = <&tlmm 22 GPIO_ACTIVE_HIGH>;
  61. };
  62. module {
  63. color = <LED_COLOR_ID_GREEN>;
  64. function = LED_FUNCTION_MOBILE;
  65. gpios = <&tlmm 30 GPIO_ACTIVE_HIGH>;
  66. };
  67. wlan2g {
  68. color = <LED_COLOR_ID_GREEN>;
  69. function = LED_FUNCTION_WLAN_2GHZ;
  70. gpios = <&tlmm 42 GPIO_ACTIVE_HIGH>;
  71. linux,default-trigger = "phy1radio";
  72. };
  73. wlan5g {
  74. color = <LED_COLOR_ID_GREEN>;
  75. function = LED_FUNCTION_WLAN_5GHZ;
  76. gpios = <&tlmm 43 GPIO_ACTIVE_HIGH>;
  77. linux,default-trigger = "phy0radio";
  78. };
  79. };
  80. };
  81. &tlmm {
  82. button_pins: button-pins {
  83. mux {
  84. pins = "gpio34", "gpio46";
  85. function = "gpio";
  86. drive-strength = <8>;
  87. bias-pull-up;
  88. };
  89. };
  90. mdio_pins: mdio-pins {
  91. mdc {
  92. pins = "gpio68";
  93. function = "mdc";
  94. drive-strength = <8>;
  95. bias-pull-up;
  96. };
  97. mdio {
  98. pins = "gpio69";
  99. function = "mdio";
  100. drive-strength = <8>;
  101. bias-pull-up;
  102. };
  103. };
  104. };
  105. &blsp1_spi1 {
  106. pinctrl-0 = <&spi_0_pins>;
  107. pinctrl-names = "default";
  108. cs-select = <0>;
  109. status = "okay";
  110. flash@0 {
  111. compatible = "jedec,spi-nor";
  112. #address-cells = <1>;
  113. #size-cells = <1>;
  114. reg = <0>;
  115. spi-max-frequency = <50000000>;
  116. partitions {
  117. compatible = "fixed-partitions";
  118. #address-cells = <1>;
  119. #size-cells = <1>;
  120. partition@0 {
  121. label = "0:sbl1";
  122. reg = <0x0 0x50000>;
  123. read-only;
  124. };
  125. partition@50000 {
  126. label = "0:mibib";
  127. reg = <0x50000 0x10000>;
  128. read-only;
  129. };
  130. partition@60000 {
  131. label = "0:bootconfig";
  132. reg = <0x60000 0x20000>;
  133. read-only;
  134. };
  135. partition@80000 {
  136. label = "0:bootconfig1";
  137. reg = <0x80000 0x20000>;
  138. read-only;
  139. };
  140. partition@a0000 {
  141. label = "0:qsee";
  142. reg = <0xa0000 0x180000>;
  143. read-only;
  144. };
  145. partition@220000 {
  146. label = "0:qsee_1";
  147. reg = <0x220000 0x180000>;
  148. read-only;
  149. };
  150. partition@3a0000 {
  151. label = "0:devcfg";
  152. reg = <0x3a0000 0x10000>;
  153. read-only;
  154. };
  155. partition@3b0000 {
  156. label = "0:devcfg_1";
  157. reg = <0x3b0000 0x10000>;
  158. read-only;
  159. };
  160. partition@3c0000 {
  161. label = "0:apdp";
  162. reg = <0x3c0000 0x10000>;
  163. read-only;
  164. };
  165. partition@3d0000 {
  166. label = "0:apdp_1";
  167. reg = <0x3d0000 0x10000>;
  168. read-only;
  169. };
  170. partition@3e0000 {
  171. label = "0:rpm";
  172. reg = <0x3e0000 0x40000>;
  173. read-only;
  174. };
  175. partition@420000 {
  176. label = "0:rpm_1";
  177. reg = <0x420000 0x40000>;
  178. read-only;
  179. };
  180. partition@460000 {
  181. label = "0:cdt";
  182. reg = <0x460000 0x10000>;
  183. read-only;
  184. };
  185. partition@470000 {
  186. label = "0:cdt_1";
  187. reg = <0x470000 0x10000>;
  188. read-only;
  189. };
  190. partition@480000 {
  191. label = "0:appsblenv";
  192. reg = <0x480000 0x10000>;
  193. };
  194. partition@490000 {
  195. label = "0:appsbl";
  196. reg = <0x490000 0xa0000>;
  197. read-only;
  198. };
  199. partition@530000 {
  200. label = "0:appsbl_1";
  201. reg = <0x530000 0xa0000>;
  202. read-only;
  203. };
  204. partition@5d0000 {
  205. label = "0:art";
  206. reg = <0x5d0000 0x40000>;
  207. read-only;
  208. };
  209. partition@610000 {
  210. label = "0:ethphyfw";
  211. reg = <0x610000 0x80000>;
  212. read-only;
  213. };
  214. };
  215. };
  216. };
  217. &blsp1_uart5 {
  218. status = "okay";
  219. };
  220. &cryptobam {
  221. status = "okay";
  222. };
  223. &crypto {
  224. status = "okay";
  225. };
  226. &prng {
  227. status = "okay";
  228. };
  229. &qpic_bam {
  230. status = "okay";
  231. };
  232. &qpic_nand {
  233. status = "okay";
  234. partitions {
  235. status = "disabled";
  236. };
  237. nand@0 {
  238. reg = <0>;
  239. nand-ecc-strength = <8>;
  240. nand-ecc-step-size = <512>;
  241. nand-bus-width = <8>;
  242. partitions {
  243. compatible = "fixed-partitions";
  244. #address-cells = <1>;
  245. #size-cells = <1>;
  246. partition@0 {
  247. label = "rootfs";
  248. reg = <0x0000000 0x3400000>;
  249. };
  250. partition@3400000 {
  251. label = "0:wififw";
  252. reg = <0x3400000 0x0800000>;
  253. read-only;
  254. };
  255. partition@3c00000 {
  256. label = "rootfs_1";
  257. reg = <0x3c00000 0x3400000>;
  258. };
  259. partition@7000000 {
  260. label = "0:wififw_1";
  261. reg = <0x7000000 0x0800000>;
  262. read-only;
  263. };
  264. };
  265. };
  266. };
  267. &qusb_phy_0 {
  268. status = "okay";
  269. };
  270. &qusb_phy_1 {
  271. status = "okay";
  272. };
  273. &ssphy_0 {
  274. status = "okay";
  275. };
  276. &ssphy_1 {
  277. status = "okay";
  278. };
  279. &usb_0 {
  280. status = "okay";
  281. };
  282. &usb_1 {
  283. status = "okay";
  284. };
  285. &mdio {
  286. status = "okay";
  287. pinctrl-0 = <&mdio_pins>;
  288. pinctrl-names = "default";
  289. reset-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
  290. ethernet-phy-package@0 {
  291. compatible = "qcom,qca8075-package";
  292. #address-cells = <1>;
  293. #size-cells = <0>;
  294. reg = <0>;
  295. qca8075_0: ethernet-phy@0 {
  296. compatible = "ethernet-phy-ieee802.3-c22";
  297. reg = <0>;
  298. };
  299. qca8075_1: ethernet-phy@1 {
  300. compatible = "ethernet-phy-ieee802.3-c22";
  301. reg = <1>;
  302. };
  303. qca8075_2: ethernet-phy@2 {
  304. compatible = "ethernet-phy-ieee802.3-c22";
  305. reg = <2>;
  306. };
  307. qca8075_3: ethernet-phy@3 {
  308. compatible = "ethernet-phy-ieee802.3-c22";
  309. reg = <3>;
  310. };
  311. qca8075_4: ethernet-phy@4 {
  312. compatible = "ethernet-phy-ieee802.3-c22";
  313. reg = <4>;
  314. };
  315. };
  316. };
  317. &switch {
  318. status = "okay";
  319. switch_lan_bmp = <(ESS_PORT1 | ESS_PORT2 | ESS_PORT3 | ESS_PORT4)>;
  320. switch_wan_bmp = <ESS_PORT5>;
  321. switch_mac_mode = <MAC_MODE_PSGMII>;
  322. qcom,port_phyinfo {
  323. port@1 {
  324. port_id = <1>;
  325. phy_address = <0>;
  326. };
  327. port@2 {
  328. port_id = <2>;
  329. phy_address = <1>;
  330. };
  331. port@3 {
  332. port_id = <3>;
  333. phy_address = <2>;
  334. };
  335. port@4 {
  336. port_id = <4>;
  337. phy_address = <3>;
  338. };
  339. port@5 {
  340. port_id = <5>;
  341. phy_address = <4>;
  342. };
  343. };
  344. };
  345. &edma {
  346. status = "okay";
  347. };
  348. &dp1 {
  349. status = "okay";
  350. phy-handle = <&qca8075_0>;
  351. label = "lan1";
  352. };
  353. &dp2 {
  354. status = "okay";
  355. phy-handle = <&qca8075_1>;
  356. label = "lan2";
  357. };
  358. &dp3 {
  359. status = "okay";
  360. phy-handle = <&qca8075_2>;
  361. label = "lan3";
  362. };
  363. &dp4 {
  364. status = "okay";
  365. phy-handle = <&qca8075_3>;
  366. label = "lan4";
  367. };
  368. &dp5 {
  369. status = "okay";
  370. phy-handle = <&qca8075_4>;
  371. label = "wan";
  372. };
  373. &wifi {
  374. status = "okay";
  375. qcom,ath11k-calibration-variant = "ZBT-Z800AX";
  376. };