0006-sf-add-support-for-4-byte-addressing.patch 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. From 3af3addee645bd81537be1ddee49969f8dfc64ee Mon Sep 17 00:00:00 2001
  2. From: Daniel Schwierzeck <[email protected]>
  3. Date: Sun, 13 Oct 2013 15:24:56 +0200
  4. Subject: sf: add support for 4-byte addressing
  5. Signed-off-by: Daniel Schwierzeck <[email protected]>
  6. diff --git a/drivers/mtd/spi/sf_internal.h b/drivers/mtd/spi/sf_internal.h
  7. index 732ddf8..c5e8eb1 100644
  8. --- a/drivers/mtd/spi/sf_internal.h
  9. +++ b/drivers/mtd/spi/sf_internal.h
  10. @@ -38,12 +38,14 @@
  11. #define CMD_READ_ID 0x9f
  12. /* Bank addr access commands */
  13. -#ifdef CONFIG_SPI_FLASH_BAR
  14. -# define CMD_BANKADDR_BRWR 0x17
  15. -# define CMD_BANKADDR_BRRD 0x16
  16. -# define CMD_EXTNADDR_WREAR 0xC5
  17. -# define CMD_EXTNADDR_RDEAR 0xC8
  18. -#endif
  19. +#define CMD_BANKADDR_BRWR 0x17
  20. +#define CMD_BANKADDR_BRRD 0x16
  21. +#define CMD_EXTNADDR_WREAR 0xC5
  22. +#define CMD_EXTNADDR_RDEAR 0xC8
  23. +
  24. +/* Macronix style 4-byte addressing */
  25. +#define CMD_EN4B 0xb7
  26. +#define CMD_EX4B 0xe9
  27. /* Common status */
  28. #define STATUS_WIP 0x01
  29. diff --git a/drivers/mtd/spi/sf_ops.c b/drivers/mtd/spi/sf_ops.c
  30. index 207adf5..1d072f8 100644
  31. --- a/drivers/mtd/spi/sf_ops.c
  32. +++ b/drivers/mtd/spi/sf_ops.c
  33. @@ -21,6 +21,7 @@ static void spi_flash_addr(const struct spi_flash *flash, u32 addr, u8 *cmd)
  34. cmd[1] = addr >> (flash->addr_width * 8 - 8);
  35. cmd[2] = addr >> (flash->addr_width * 8 - 16);
  36. cmd[3] = addr >> (flash->addr_width * 8 - 24);
  37. + cmd[4] = addr >> (flash->addr_width * 8 - 32);
  38. }
  39. static int spi_flash_cmdsz(const struct spi_flash *flash)
  40. @@ -163,7 +164,7 @@ int spi_flash_write_common(struct spi_flash *flash, const u8 *cmd,
  41. int spi_flash_cmd_erase_ops(struct spi_flash *flash, u32 offset, size_t len)
  42. {
  43. u32 erase_size;
  44. - u8 cmd[4], cmd_len;
  45. + u8 cmd[5], cmd_len;
  46. int ret = -1;
  47. erase_size = flash->erase_size;
  48. @@ -188,8 +189,8 @@ int spi_flash_cmd_erase_ops(struct spi_flash *flash, u32 offset, size_t len)
  49. spi_flash_addr(flash, offset, cmd);
  50. cmd_len = spi_flash_cmdsz(flash);
  51. - debug("SF: erase %2x %2x %2x %2x (%x)\n", cmd[0], cmd[1],
  52. - cmd[2], cmd[3], offset);
  53. + debug("SF: erase %2x %2x %2x %2x %2x (%x)\n", cmd[0], cmd[1],
  54. + cmd[2], cmd[3], cmd[4], offset);
  55. ret = spi_flash_write_common(flash, cmd, cmd_len, NULL, 0);
  56. if (ret < 0) {
  57. @@ -212,7 +213,7 @@ int spi_flash_cmd_write_ops(struct spi_flash *flash, u32 offset,
  58. {
  59. unsigned long byte_addr, page_size;
  60. size_t chunk_len, actual;
  61. - u8 cmd[4], cmd_len;
  62. + u8 cmd[5], cmd_len;
  63. int ret = -1;
  64. ret = spi_claim_bus(flash->spi);
  65. @@ -239,8 +240,8 @@ int spi_flash_cmd_write_ops(struct spi_flash *flash, u32 offset,
  66. spi_flash_addr(flash, offset, cmd);
  67. cmd_len = spi_flash_cmdsz(flash);
  68. - debug("PP: 0x%p => cmd = { 0x%02x 0x%02x%02x%02x } chunk_len = %zu\n",
  69. - buf + actual, cmd[0], cmd[1], cmd[2], cmd[3], chunk_len);
  70. + debug("PP: 0x%p => cmd = { 0x%02x 0x%02x%02x%02x%02x } chunk_len = %zu\n",
  71. + buf + actual, cmd[0], cmd[1], cmd[2], cmd[3], cmd[4], chunk_len);
  72. ret = spi_flash_write_common(flash, cmd, cmd_len,
  73. buf + actual, chunk_len);
  74. @@ -276,9 +277,13 @@ int spi_flash_read_common(struct spi_flash *flash, const u8 *cmd,
  75. int spi_flash_cmd_read_ops(struct spi_flash *flash, u32 offset,
  76. size_t len, void *data)
  77. {
  78. - u8 cmd[5], cmd_len, bank_sel = 0;
  79. - u32 remain_len, read_len;
  80. + u8 cmd[6], cmd_len;
  81. + u32 read_len;
  82. int ret = -1;
  83. +#ifdef CONFIG_SPI_FLASH_BAR
  84. + u8 bank_sel = 0;
  85. + u32 remain_len;
  86. +#endif
  87. ret = spi_claim_bus(flash->spi);
  88. if (ret) {
  89. @@ -305,12 +310,15 @@ int spi_flash_cmd_read_ops(struct spi_flash *flash, u32 offset,
  90. debug("SF: fail to set bank%d\n", bank_sel);
  91. goto done;
  92. }
  93. -#endif
  94. +
  95. remain_len = (SPI_FLASH_16MB_BOUN * (bank_sel + 1)) - offset;
  96. if (len < remain_len)
  97. read_len = len;
  98. else
  99. read_len = remain_len;
  100. +#else
  101. + read_len = len;
  102. +#endif
  103. spi_flash_addr(flash, offset, cmd);
  104. cmd_len = spi_flash_cmdsz(flash);
  105. diff --git a/drivers/mtd/spi/sf_probe.c b/drivers/mtd/spi/sf_probe.c
  106. index 84289db..ac44287 100644
  107. --- a/drivers/mtd/spi/sf_probe.c
  108. +++ b/drivers/mtd/spi/sf_probe.c
  109. @@ -153,6 +153,25 @@ static const struct spi_flash_params spi_flash_params_table[] = {
  110. */
  111. };
  112. +int spi_flash_4byte_set(struct spi_flash *flash, u8 idcode0, int enable)
  113. +{
  114. + u8 cmd, bankaddr;
  115. +
  116. + switch (idcode0) {
  117. + case 0xc2:
  118. + case 0xef:
  119. + case 0x1c:
  120. + /* Macronix style */
  121. + cmd = enable ? CMD_EN4B : CMD_EX4B;
  122. + return spi_flash_cmd(flash->spi, cmd, NULL, 0);
  123. + default:
  124. + /* Spansion style */
  125. + cmd = CMD_BANKADDR_BRWR;
  126. + bankaddr = enable << 7;
  127. + return spi_flash_cmd_write(flash->spi, &cmd, 1, &bankaddr, 1);
  128. + }
  129. +}
  130. +
  131. static int spi_flash_validate_params(struct spi_flash *flash,
  132. u8 *idcode)
  133. {
  134. @@ -218,8 +237,18 @@ static int spi_flash_validate_params(struct spi_flash *flash,
  135. flash->poll_cmd = CMD_FLAG_STATUS;
  136. #endif
  137. +#ifndef CONFIG_SPI_FLASH_BAR
  138. + /* enable 4-byte addressing if the device exceeds 16MiB */
  139. + if (flash->size > SPI_FLASH_16MB_BOUN) {
  140. + flash->addr_width = 4;
  141. + spi_flash_4byte_set(flash, idcode[0], 1);
  142. + } else {
  143. + flash->addr_width = 3;
  144. + }
  145. +#else
  146. /* Configure default 3-byte addressing */
  147. flash->addr_width = 3;
  148. +#endif
  149. /* Configure the BAR - discover bank cmds and read current bank */
  150. #ifdef CONFIG_SPI_FLASH_BAR
  151. --
  152. 1.8.3.2