qcom-ipq4019-r619ac.dtsi 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "qcom-ipq4019.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/soc/qcom,tcsr.h>
  6. / {
  7. chosen {
  8. bootargs-append = " ubi.mtd=ubi root=/dev/ubiblock0_1";
  9. };
  10. aliases {
  11. led-boot = &led_sys;
  12. led-failsafe = &led_sys;
  13. led-running = &led_sys;
  14. led-upgrade = &led_sys;
  15. label-mac-device = &gmac0;
  16. };
  17. soc {
  18. rng@22000 {
  19. status = "okay";
  20. };
  21. mdio@90000 {
  22. status = "okay";
  23. pinctrl-0 = <&mdio_pins>;
  24. pinctrl-names = "default";
  25. };
  26. ess-psgmii@98000 {
  27. status = "okay";
  28. };
  29. tcsr@1949000 {
  30. compatible = "qcom,tcsr";
  31. reg = <0x1949000 0x100>;
  32. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  33. };
  34. tcsr@194b000 {
  35. compatible = "qcom,tcsr";
  36. reg = <0x194b000 0x100>;
  37. qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
  38. };
  39. ess_tcsr@1953000 {
  40. compatible = "qcom,tcsr";
  41. reg = <0x1953000 0x1000>;
  42. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  43. };
  44. tcsr@1957000 {
  45. compatible = "qcom,tcsr";
  46. reg = <0x1957000 0x100>;
  47. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  48. };
  49. usb2@60f8800 {
  50. status = "okay";
  51. };
  52. usb3@8af8800 {
  53. status = "okay";
  54. };
  55. crypto@8e3a000 {
  56. status = "okay";
  57. };
  58. watchdog@b017000 {
  59. status = "okay";
  60. };
  61. ess-switch@c000000 {
  62. status = "okay";
  63. };
  64. edma@c080000 {
  65. status = "okay";
  66. };
  67. };
  68. leds {
  69. compatible = "gpio-leds";
  70. led_sys: led-0 {
  71. label = "blue:sys";
  72. gpios = <&tlmm 39 GPIO_ACTIVE_HIGH>;
  73. color = <LED_COLOR_ID_BLUE>;
  74. function = LED_FUNCTION_POWER;
  75. };
  76. led-1 {
  77. label = "blue:wlan2g";
  78. gpios = <&tlmm 32 GPIO_ACTIVE_HIGH>;
  79. linux,default-trigger = "phy0tpt";
  80. color = <LED_COLOR_ID_BLUE>;
  81. function = LED_FUNCTION_WLAN;
  82. function-enumerator = <0>;
  83. };
  84. led-2 {
  85. label = "blue:wlan5g";
  86. gpios = <&tlmm 50 GPIO_ACTIVE_HIGH>;
  87. linux,default-trigger = "phy1tpt";
  88. color = <LED_COLOR_ID_BLUE>;
  89. function = LED_FUNCTION_WLAN;
  90. function-enumerator = <1>;
  91. };
  92. };
  93. keys {
  94. compatible = "gpio-keys";
  95. reset {
  96. label = "reset";
  97. gpios = <&tlmm 18 GPIO_ACTIVE_LOW>;
  98. linux,code = <KEY_RESTART>;
  99. };
  100. };
  101. };
  102. &blsp_dma {
  103. status = "okay";
  104. };
  105. &blsp1_spi1 {
  106. status = "okay";
  107. flash@0 {
  108. reg = <0>;
  109. compatible = "jedec,spi-nor";
  110. spi-max-frequency = <24000000>;
  111. partitions {
  112. compatible = "fixed-partitions";
  113. #address-cells = <1>;
  114. #size-cells = <1>;
  115. partition@0 {
  116. label = "SBL1";
  117. reg = <0x0 0x40000>;
  118. read-only;
  119. };
  120. partition@40000 {
  121. label = "MIBIB";
  122. reg = <0x40000 0x20000>;
  123. read-only;
  124. };
  125. partition@60000 {
  126. label = "QSEE";
  127. reg = <0x60000 0x60000>;
  128. read-only;
  129. };
  130. partition@c0000 {
  131. label = "CDT";
  132. reg = <0xc0000 0x10000>;
  133. read-only;
  134. };
  135. partition@d0000 {
  136. label = "DDRPARAMS";
  137. reg = <0xd0000 0x10000>;
  138. read-only;
  139. };
  140. partition@e0000 {
  141. label = "APPSBLENV";
  142. reg = <0xe0000 0x10000>;
  143. read-only;
  144. };
  145. partition@f0000 {
  146. label = "APPSBL";
  147. reg = <0xf0000 0x80000>;
  148. read-only;
  149. };
  150. partition@170000 {
  151. label = "ART";
  152. reg = <0x170000 0x10000>;
  153. read-only;
  154. };
  155. };
  156. };
  157. };
  158. &nand {
  159. status = "okay";
  160. nand@0 {
  161. partitions {
  162. compatible = "fixed-partitions";
  163. #address-cells = <1>;
  164. #size-cells = <1>;
  165. nand_rootfs: partition@0 {
  166. label = "ubi";
  167. /* reg defined in 64M/128M variant dts. */
  168. };
  169. };
  170. };
  171. };
  172. &blsp1_uart1 {
  173. pinctrl-0 = <&serial_0_pins>;
  174. pinctrl-names = "default";
  175. status = "okay";
  176. };
  177. &cryptobam {
  178. status = "okay";
  179. };
  180. &pcie0 {
  181. status = "okay";
  182. pinctrl-names = "default";
  183. pinctrl-0 = <&pcie_pins>;
  184. perst-gpio = <&tlmm 4 GPIO_ACTIVE_LOW>;
  185. wake-gpio = <&tlmm 40 GPIO_ACTIVE_HIGH>;
  186. /* Free slot for use */
  187. bridge@0,0 {
  188. reg = <0x00000000 0 0 0 0>;
  189. #address-cells = <3>;
  190. #size-cells = <2>;
  191. ranges;
  192. };
  193. };
  194. &qpic_bam {
  195. status = "okay";
  196. };
  197. &sdhci {
  198. pinctrl-0 = <&sd_0_pins>;
  199. pinctrl-names = "default";
  200. vqmmc-supply = <&vqmmc>;
  201. status = "okay";
  202. };
  203. &tlmm {
  204. pcie_pins: pcie_pinmux {
  205. mux {
  206. pins = "gpio2";
  207. function = "gpio";
  208. output-low;
  209. bias-pull-down;
  210. };
  211. };
  212. mdio_pins: mdio_pinmux {
  213. mux_1 {
  214. pins = "gpio6";
  215. function = "mdio";
  216. bias-pull-up;
  217. };
  218. mux_2 {
  219. pins = "gpio7";
  220. function = "mdc";
  221. bias-pull-up;
  222. };
  223. };
  224. sd_0_pins: sd_0_pinmux {
  225. mux_1 {
  226. pins = "gpio23", "gpio24", "gpio25", "gpio26", "gpio28";
  227. function = "sdio";
  228. drive-strength = <10>;
  229. };
  230. mux_2 {
  231. pins = "gpio27";
  232. function = "sdio";
  233. drive-strength = <16>;
  234. };
  235. };
  236. serial_0_pins: serial0-pinmux {
  237. mux {
  238. pins = "gpio16", "gpio17";
  239. function = "blsp_uart0";
  240. bias-disable;
  241. };
  242. };
  243. };
  244. &ethphy0 {
  245. qcom,single-led-1000;
  246. qcom,single-led-100;
  247. qcom,single-led-10;
  248. };
  249. &ethphy1 {
  250. qcom,single-led-1000;
  251. qcom,single-led-100;
  252. qcom,single-led-10;
  253. };
  254. &ethphy2 {
  255. qcom,single-led-1000;
  256. qcom,single-led-100;
  257. qcom,single-led-10;
  258. };
  259. &ethphy3 {
  260. qcom,single-led-1000;
  261. qcom,single-led-100;
  262. qcom,single-led-10;
  263. };
  264. &ethphy4 {
  265. qcom,single-led-1000;
  266. qcom,single-led-100;
  267. qcom,single-led-10;
  268. };
  269. &usb3_ss_phy {
  270. status = "okay";
  271. };
  272. &usb3_hs_phy {
  273. status = "okay";
  274. };
  275. &usb2_hs_phy {
  276. status = "okay";
  277. };
  278. &vqmmc {
  279. status = "okay";
  280. };
  281. &wifi0 {
  282. status = "okay";
  283. qcom,ath10k-calibration-variant = "P&W R619AC";
  284. };
  285. &wifi1 {
  286. status = "okay";
  287. qcom,ath10k-calibration-variant = "P&W R619AC";
  288. };