bcm63168-sercomm-shg2500.dts 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. #include "bcm63268.dtsi"
  3. / {
  4. model = "Sercomm SHG2500";
  5. compatible = "sercomm,shg2500", "brcm,bcm63168", "brcm,bcm63268";
  6. aliases {
  7. led-boot = &led_power_red;
  8. led-failsafe = &led_power_red;
  9. led-running = &led_power_red;
  10. led-upgrade = &led_power_red;
  11. };
  12. i2c {
  13. compatible = "i2c-gpio";
  14. sda-gpios = <&gpio 14 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
  15. scl-gpios = <&gpio 9 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
  16. #address-cells = <1>;
  17. #size-cells = <0>;
  18. };
  19. keys {
  20. compatible = "gpio-keys-polled";
  21. poll-interval = <100>;
  22. wps {
  23. label = "wps";
  24. gpios = <&gpio 34 GPIO_ACTIVE_LOW>;
  25. linux,code = <KEY_WPS_BUTTON>;
  26. debounce-interval = <60>;
  27. };
  28. reset {
  29. label = "reset";
  30. gpios = <&gpio 35 GPIO_ACTIVE_LOW>;
  31. linux,code = <KEY_RESTART>;
  32. debounce-interval = <60>;
  33. };
  34. };
  35. bcm4360-sprom {
  36. compatible = "brcm,bcma-sprom";
  37. pci-bus = <1>;
  38. pci-dev = <0>;
  39. nvmem-cells = <&macaddr_cferom_6a0 1>;
  40. nvmem-cell-names = "mac-address";
  41. brcm,sprom = "brcm/bcm4360-sprom.bin";
  42. };
  43. };
  44. &ehci {
  45. status = "okay";
  46. };
  47. &ethernet {
  48. status = "okay";
  49. nvmem-cells = <&macaddr_cferom_6a0 0>;
  50. nvmem-cell-names = "mac-address";
  51. };
  52. &hsspi {
  53. status = "okay";
  54. led-controller@1 {
  55. compatible = "sercomm,msp430-leds";
  56. reg = <1>;
  57. spi-max-frequency = <500000>;
  58. led@1 {
  59. reg = <1>;
  60. label = "red:modem";
  61. };
  62. led@2 {
  63. reg = <2>;
  64. label = "green:modem";
  65. };
  66. led@3 {
  67. reg = <3>;
  68. label = "blue:modem";
  69. };
  70. led@4 {
  71. reg = <4>;
  72. label = "red:internet";
  73. };
  74. led@5 {
  75. reg = <5>;
  76. label = "red:phone";
  77. };
  78. led@6 {
  79. reg = <6>;
  80. label = "green:phone";
  81. };
  82. led@7 {
  83. reg = <7>;
  84. label = "green:wifi";
  85. };
  86. led_power_red: led@8 {
  87. reg = <8>;
  88. function = LED_FUNCTION_POWER;
  89. color = <LED_COLOR_ID_RED>;
  90. };
  91. led@9 {
  92. reg = <9>;
  93. label = "green:internet";
  94. };
  95. };
  96. };
  97. &mdio_int {
  98. phy12: ethernet-phy@c {
  99. compatible = "ethernet-phy-ieee802.3-c22";
  100. reg = <12>;
  101. };
  102. };
  103. &mdio_ext {
  104. switch@1e {
  105. compatible = "brcm,bcm53125";
  106. reg = <30>;
  107. dsa,member = <1 0>;
  108. ports {
  109. #address-cells = <1>;
  110. #size-cells = <0>;
  111. port@1 {
  112. reg = <1>;
  113. label = "lan1";
  114. };
  115. port@2 {
  116. reg = <2>;
  117. label = "lan2";
  118. };
  119. port@3 {
  120. reg = <3>;
  121. label = "lan3";
  122. };
  123. port@4 {
  124. reg = <4>;
  125. label = "lan4";
  126. };
  127. port@8 {
  128. reg = <8>;
  129. phy-mode = "rgmii";
  130. ethernet = <&switch0port4>;
  131. fixed-link {
  132. speed = <1000>;
  133. full-duplex;
  134. };
  135. };
  136. };
  137. };
  138. };
  139. &nflash {
  140. status = "okay";
  141. nandcs@0 {
  142. compatible = "brcm,nandcs";
  143. reg = <0>;
  144. nand-ecc-step-size = <512>;
  145. nand-ecc-strength = <15>;
  146. nand-on-flash-bbt;
  147. brcm,nand-oob-sector-size = <64>;
  148. #address-cells = <1>;
  149. #size-cells = <1>;
  150. partitions {
  151. compatible = "fixed-partitions";
  152. #address-cells = <1>;
  153. #size-cells = <1>;
  154. partition@0 {
  155. label = "cferom";
  156. reg = <0x0000000 0x0020000>;
  157. read-only;
  158. nvmem-layout {
  159. compatible = "fixed-layout";
  160. #address-cells = <1>;
  161. #size-cells = <1>;
  162. macaddr_cferom_6a0: macaddr@6a0 {
  163. compatible = "mac-base";
  164. reg = <0x6a0 0x6>;
  165. #nvmem-cell-cells = <1>;
  166. };
  167. };
  168. };
  169. partition@20000 {
  170. label = "part_map";
  171. reg = <0x0020000 0x00a0000>;
  172. read-only;
  173. };
  174. partition@c0000 {
  175. label = "cferam1";
  176. reg = <0x00c0000 0x0140000>;
  177. read-only;
  178. };
  179. partition@200000 {
  180. label = "cferam2";
  181. reg = <0x0200000 0x0140000>;
  182. read-only;
  183. };
  184. artition@6920000 {
  185. label = "bootflag1";
  186. reg = <0x6920000 0x0140000>;
  187. };
  188. partition@6a60000 {
  189. label = "bootflag2";
  190. reg = <0x6a60000 0x0140000>;
  191. };
  192. partition@520000 {
  193. compatible = "sercomm,wfi";
  194. label = "wfi";
  195. reg = <0x0520000 0x6400000>;
  196. };
  197. partition@6ba0000 {
  198. label = "xml_cfg";
  199. reg = <0x6ba0000 0x0280000>;
  200. read-only;
  201. };
  202. partition@6e20000 {
  203. label = "app_data";
  204. reg = <0x6e20000 0x0280000>;
  205. read-only;
  206. };
  207. };
  208. };
  209. };
  210. &ohci {
  211. status = "okay";
  212. };
  213. &pcie {
  214. status = "okay";
  215. };
  216. &pinctrl {
  217. pinctrl_uart1: uart1-pins {
  218. pinctrl_uart1_sdin: uart1_sdin {
  219. function = "uart1_sdin";
  220. pins = "gpio12";
  221. };
  222. pinctrl_uart1_sdout: uart1_sdout {
  223. function = "uart1_sdout";
  224. pins = "gpio13";
  225. };
  226. };
  227. };
  228. &switch0 {
  229. dsa,member = <0 0>;
  230. ports {
  231. port@3 {
  232. reg = <3>;
  233. label = "wan";
  234. phy-handle = <&phy12>;
  235. phy-mode = "gmii";
  236. };
  237. switch0port4: port@4 {
  238. reg = <4>;
  239. label = "extsw";
  240. phy-mode = "rgmii";
  241. fixed-link {
  242. speed = <1000>;
  243. full-duplex;
  244. };
  245. };
  246. };
  247. };
  248. &uart0 {
  249. status = "okay";
  250. };
  251. &uart1 {
  252. status = "okay";
  253. pinctrl-names = "default";
  254. pinctrl-0 = <&pinctrl_uart1>;
  255. };
  256. &usbh {
  257. status = "okay";
  258. };