mt7622-buffalo-wsr-3200ax4s.dts 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. /dts-v1/;
  3. #include "mt7622-buffalo-wsr.dtsi"
  4. / {
  5. model = "Buffalo WSR-3200AX4S";
  6. compatible = "buffalo,wsr-3200ax4s", "mediatek,mt7622";
  7. memory {
  8. reg = <0 0x40000000 0 0x1f000000>;
  9. };
  10. };
  11. &pio {
  12. /* Serial NAND is shared pin with SPI-NOR */
  13. serial_nand_pins: serial-nand-pins {
  14. mux {
  15. function = "flash";
  16. groups = "snfi";
  17. };
  18. conf-cmd-dat {
  19. pins = "SPI_WP", "SPI_HOLD", "SPI_MOSI",
  20. "SPI_MISO", "SPI_CS";
  21. input-enable;
  22. drive-strength = <16>;
  23. bias-pull-up;
  24. };
  25. conf-clk {
  26. pins = "SPI_CLK";
  27. drive-strength = <16>;
  28. bias-pull-down;
  29. };
  30. };
  31. };
  32. &mdio {
  33. switch@1f {
  34. compatible = "mediatek,mt7531";
  35. reg = <0x1f>;
  36. reset-gpios = <&pio 54 GPIO_ACTIVE_HIGH>;
  37. ports {
  38. #address-cells = <1>;
  39. #size-cells = <0>;
  40. port@0 {
  41. reg = <0>;
  42. label = "lan4";
  43. };
  44. port@1 {
  45. reg = <1>;
  46. label = "lan3";
  47. };
  48. port@2 {
  49. reg = <2>;
  50. label = "lan2";
  51. };
  52. port@3 {
  53. reg = <3>;
  54. label = "lan1";
  55. };
  56. port@4 {
  57. reg = <4>;
  58. label = "wan";
  59. };
  60. port@6 {
  61. reg = <6>;
  62. label = "cpu";
  63. ethernet = <&gmac0>;
  64. phy-connection-type = "2500base-x";
  65. fixed-link {
  66. speed = <2500>;
  67. full-duplex;
  68. pause;
  69. };
  70. };
  71. };
  72. };
  73. };
  74. &snfi {
  75. pinctrl-names = "default";
  76. pinctrl-0 = <&serial_nand_pins>;
  77. status = "okay";
  78. flash@0 {
  79. compatible = "spi-nand";
  80. reg = <0>;
  81. spi-max-frequency = <104000000>;
  82. nand-ecc-engine = <&snfi>;
  83. mediatek,bmt-v2;
  84. mediatek,bmt-table-size = <0x1000>;
  85. /*
  86. * - Preloader - (kernel (6MiB, in firmware))
  87. * - Kernel2 - WTB
  88. */
  89. mediatek,bmt-remap-range = <0x0 0x8c0000>,
  90. <0x1ac0000 0x5200000>;
  91. partitions {
  92. compatible = "fixed-partitions";
  93. #address-cells = <1>;
  94. #size-cells = <1>;
  95. partition@0 {
  96. label = "Preloader";
  97. reg = <0x0 0x80000>;
  98. read-only;
  99. };
  100. partition@80000 {
  101. label = "ATF";
  102. reg = <0x80000 0x40000>;
  103. read-only;
  104. };
  105. partition@c0000 {
  106. label = "u-boot";
  107. reg = <0xc0000 0x80000>;
  108. read-only;
  109. };
  110. partition@140000 {
  111. label = "u-boot-env";
  112. reg = <0x140000 0x80000>;
  113. read-only;
  114. };
  115. factory: partition@1c0000 {
  116. label = "factory";
  117. reg = <0x1c0000 0x100000>;
  118. read-only;
  119. };
  120. partition@2c0000 {
  121. compatible = "brcm,trx";
  122. brcm,trx-magic = <0x33504844>;
  123. label = "firmware";
  124. reg = <0x2c0000 0x1800000>;
  125. };
  126. partition@1ac0000 {
  127. label = "Kernel2";
  128. reg = <0x1ac0000 0x1800000>;
  129. };
  130. partition@32c0000 {
  131. label = "glbcfg";
  132. reg = <0x32c0000 0x200000>;
  133. read-only;
  134. };
  135. partition@34c0000 {
  136. label = "board_data";
  137. reg = <0x34c0000 0x200000>;
  138. read-only;
  139. };
  140. partition@36c0000 {
  141. label = "WTB";
  142. reg = <0x36c0000 0x3600000>;
  143. read-only;
  144. };
  145. };
  146. };
  147. };