| 123456789101112131415161718192021 |
- From 67c4af99af02d86b627a8cde2e99cc4c9699d2ce Mon Sep 17 00:00:00 2001
- From: John Crispin <[email protected]>
- Date: Thu, 10 Aug 2017 15:59:08 +0200
- Subject: [PATCH 50/57] net: mediatek: add trgmii clock
- Signed-off-by: John Crispin <[email protected]>
- ---
- drivers/net/ethernet/mediatek/mtk_eth_soc.c | 2 ++
- 1 file changed, 2 insertions(+)
- --- a/drivers/net/ethernet/mediatek/mtk_eth_soc.c
- +++ b/drivers/net/ethernet/mediatek/mtk_eth_soc.c
- @@ -1873,6 +1873,8 @@ static int mtk_hw_init(struct mtk_eth *e
- pm_runtime_enable(eth->dev);
- pm_runtime_get_sync(eth->dev);
-
- + clk_set_rate(eth->clks[MTK_CLK_TRGPLL], 250000000);
- +
- clk_prepare_enable(eth->clks[MTK_CLK_ETHIF]);
- clk_prepare_enable(eth->clks[MTK_CLK_ESW]);
- clk_prepare_enable(eth->clks[MTK_CLK_GP1]);
|
