107-10-ARM-dts-qcom-add-saw-for-l2-cache-and-kraitcc-for.patch 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. From bef5018abb7cf94efafdc05087b4c998891ae4ec Mon Sep 17 00:00:00 2001
  2. From: Ansuel Smith <[email protected]>
  3. Date: Mon, 17 Jan 2022 23:39:34 +0100
  4. Subject: [PATCH v3 10/18] ARM: dts: qcom: add saw for l2 cache and kraitcc for
  5. ipq8064
  6. Add saw compatible for l2 cache and kraitcc node for ipq8064 dtsi.
  7. Also declare clock-output-names for acc0 and acc1 and qsb fixed clock
  8. for the secondary mux.
  9. Signed-off-by: Ansuel Smith <[email protected]>
  10. Tested-by: Jonathan McDowell <[email protected]>
  11. ---
  12. arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi | 34 +++++++++++++++++++++++++++--
  13. 1 file changed, 32 insertions(+), 2 deletions(-)
  14. --- a/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi
  15. +++ b/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi
  16. @@ -302,6 +302,12 @@
  17. };
  18. clocks {
  19. + qsb: qsb {
  20. + compatible = "fixed-clock";
  21. + clock-frequency = <225000000>;
  22. + #clock-cells = <0>;
  23. + };
  24. +
  25. cxo_board: cxo_board {
  26. compatible = "fixed-clock";
  27. #clock-cells = <0>;
  28. @@ -587,7 +593,7 @@
  29. };
  30. saw0: regulator@2089000 {
  31. - compatible = "qcom,saw2";
  32. + compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
  33. reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
  34. regulator;
  35. };
  36. @@ -602,11 +608,27 @@
  37. };
  38. saw1: regulator@2099000 {
  39. - compatible = "qcom,saw2";
  40. + compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
  41. reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
  42. regulator;
  43. };
  44. + saw_l2: regulator@02012000 {
  45. + compatible = "qcom,saw2", "syscon";
  46. + reg = <0x02012000 0x1000>;
  47. + regulator;
  48. + };
  49. +
  50. + kraitcc: clock-controller {
  51. + compatible = "qcom,krait-cc-v1";
  52. + clocks = <&gcc PLL9>, <&gcc PLL10>, <&gcc PLL12>,
  53. + <&acc0>, <&acc1>, <&l2cc>, <&qsb>, <&pxo_board>;
  54. + clock-names = "hfpll0", "hfpll1", "hfpll_l2",
  55. + "acpu0_aux", "acpu1_aux", "acpu_l2_aux",
  56. + "qsb", "pxo";
  57. + #clock-cells = <1>;
  58. + };
  59. +
  60. nss_common: syscon@3000000 {
  61. compatible = "syscon";
  62. reg = <0x03000000 0x0000FFFF>;