SL-R7205.dts 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "skyline,sl-r7205", "ralink,rt3052-soc";
  7. model = "Skyline SL-R7205 Wireless 3G Router";
  8. cfi@1f000000 {
  9. compatible = "cfi-flash";
  10. reg = <0x1f000000 0x800000>;
  11. bank-width = <2>;
  12. device-width = <2>;
  13. #address-cells = <1>;
  14. #size-cells = <1>;
  15. partition@0 {
  16. label = "u-boot";
  17. reg = <0x0 0x30000>;
  18. read-only;
  19. };
  20. partition@30000 {
  21. label = "u-boot-env";
  22. reg = <0x30000 0x10000>;
  23. read-only;
  24. };
  25. factory: partition@40000 {
  26. label = "factory";
  27. reg = <0x40000 0x10000>;
  28. read-only;
  29. };
  30. partition@50000 {
  31. label = "firmware";
  32. reg = <0x50000 0x3b0000>;
  33. };
  34. };
  35. gpio-leds {
  36. compatible = "gpio-leds";
  37. wifi {
  38. label = "sl-r7205:green:wifi";
  39. gpios = <&gpio0 7 GPIO_ACTIVE_LOW>;
  40. };
  41. };
  42. gpio-keys-polled {
  43. compatible = "gpio-keys-polled";
  44. #address-cells = <1>;
  45. #size-cells = <0>;
  46. poll-interval = <20>;
  47. reset {
  48. label = "reset";
  49. gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
  50. linux,code = <KEY_RESTART>;
  51. };
  52. wps {
  53. label = "wps";
  54. gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
  55. linux,code = <KEY_WPS_BUTTON>;
  56. };
  57. };
  58. };
  59. &pinctrl {
  60. state_default: pinctrl0 {
  61. gpio {
  62. ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
  63. ralink,function = "gpio";
  64. };
  65. };
  66. };
  67. &ethernet {
  68. mtd-mac-address = <&factory 0x4>;
  69. };
  70. &esw {
  71. mediatek,portmap = <0x3e>;
  72. };
  73. &wmac {
  74. ralink,mtd-eeprom = <&factory 0>;
  75. };
  76. &otg {
  77. status = "okay";
  78. };