2
0

031-v5.17-0010-Revert-ARM-dts-BCM5301X-define-RTL8365MB-switch-on-A.patch 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. From 8b0c59c622dc4dab970ec63264fb5b152944ac80 Mon Sep 17 00:00:00 2001
  2. From: Arnd Bergmann <[email protected]>
  3. Date: Thu, 23 Dec 2021 00:17:17 +0100
  4. Subject: [PATCH] Revert "ARM: dts: BCM5301X: define RTL8365MB switch on Asus
  5. RT-AC88U"
  6. This reverts commit 3d2d52a0d1835b56f6bd67d268f6c39df0e41692, it caused
  7. a build regression:
  8. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts:109.4-14: Warning (reg_format): /switch/ports:reg: property has invalid length (4 bytes) (#address-cells == 2, #size-cells == 1)
  9. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (pci_device_reg): Failed prerequisite 'reg_format'
  10. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (pci_device_bus_num): Failed prerequisite 'reg_format'
  11. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (i2c_bus_reg): Failed prerequisite 'reg_format'
  12. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (spi_bus_reg): Failed prerequisite 'reg_format'
  13. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts:106.9-149.5: Warning (avoid_default_addr_size): /switch/ports: Relying on default #address-cells value
  14. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts:106.9-149.5: Warning (avoid_default_addr_size): /switch/ports: Relying on default #size-cells value
  15. Reported-by: Stephen Rothwell <[email protected]>
  16. Signed-off-by: Arnd Bergmann <[email protected]>
  17. ---
  18. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts | 77 --------------------
  19. 1 file changed, 77 deletions(-)
  20. --- a/arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts
  21. +++ b/arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts
  22. @@ -93,83 +93,6 @@
  23. gpios = <&chipcommon 4 GPIO_ACTIVE_LOW>;
  24. };
  25. };
  26. -
  27. - switch {
  28. - compatible = "realtek,rtl8365mb";
  29. - /* 7 = MDIO (has input reads), 6 = MDC (clock, output only) */
  30. - mdc-gpios = <&chipcommon 6 GPIO_ACTIVE_HIGH>;
  31. - mdio-gpios = <&chipcommon 7 GPIO_ACTIVE_HIGH>;
  32. - reset-gpios = <&chipcommon 10 GPIO_ACTIVE_LOW>;
  33. - realtek,disable-leds;
  34. - dsa,member = <1 0>;
  35. -
  36. - ports {
  37. - #address-cells = <1>;
  38. - #size-cells = <0>;
  39. - reg = <0>;
  40. -
  41. - port@0 {
  42. - reg = <0>;
  43. - label = "lan5";
  44. - phy-handle = <&ethphy0>;
  45. - };
  46. -
  47. - port@1 {
  48. - reg = <1>;
  49. - label = "lan6";
  50. - phy-handle = <&ethphy1>;
  51. - };
  52. -
  53. - port@2 {
  54. - reg = <2>;
  55. - label = "lan7";
  56. - phy-handle = <&ethphy2>;
  57. - };
  58. -
  59. - port@3 {
  60. - reg = <3>;
  61. - label = "lan8";
  62. - phy-handle = <&ethphy3>;
  63. - };
  64. -
  65. - port@6 {
  66. - reg = <6>;
  67. - label = "cpu";
  68. - ethernet = <&sw0_p5>;
  69. - phy-mode = "rgmii";
  70. - tx-internal-delay-ps = <2000>;
  71. - rx-internal-delay-ps = <2100>;
  72. -
  73. - fixed-link {
  74. - speed = <1000>;
  75. - full-duplex;
  76. - pause;
  77. - };
  78. - };
  79. - };
  80. -
  81. - mdio {
  82. - compatible = "realtek,smi-mdio";
  83. - #address-cells = <1>;
  84. - #size-cells = <0>;
  85. -
  86. - ethphy0: ethernet-phy@0 {
  87. - reg = <0>;
  88. - };
  89. -
  90. - ethphy1: ethernet-phy@1 {
  91. - reg = <1>;
  92. - };
  93. -
  94. - ethphy2: ethernet-phy@2 {
  95. - reg = <2>;
  96. - };
  97. -
  98. - ethphy3: ethernet-phy@3 {
  99. - reg = <3>;
  100. - };
  101. - };
  102. - };
  103. };
  104. &srab {