2
0

768-net-dsa-mv88e6xxx-Request-assisted-learning-on-CPU-port.patch 1.1 KB

123456789101112131415161718192021222324252627
  1. From: Tobias Waldekranz <[email protected]>
  2. Subject: [RFC net-next 7/7] net: dsa: mv88e6xxx: Request assisted learning on CPU port
  3. Date: Sat, 16 Jan 2021 02:25:15 +0100
  4. Archived-At: <https://lore.kernel.org/netdev/[email protected]/>
  5. While the hardware is capable of performing learning on the CPU port,
  6. it requires alot of additions to the bridge's forwarding path in order
  7. to handle multi-destination traffic correctly.
  8. Until that is in place, opt for the next best thing and let DSA sync
  9. the relevant addresses down to the hardware FDB.
  10. Signed-off-by: Tobias Waldekranz <[email protected]>
  11. ---
  12. drivers/net/dsa/mv88e6xxx/chip.c | 1 +
  13. 1 file changed, 1 insertion(+)
  14. --- a/drivers/net/dsa/mv88e6xxx/chip.c
  15. +++ b/drivers/net/dsa/mv88e6xxx/chip.c
  16. @@ -6883,6 +6883,7 @@ static int mv88e6xxx_register_switch(str
  17. ds->ops = &mv88e6xxx_switch_ops;
  18. ds->ageing_time_min = chip->info->age_time_coeff;
  19. ds->ageing_time_max = chip->info->age_time_coeff * U8_MAX;
  20. + ds->assisted_learning_on_cpu_port = true;
  21. /* Some chips support up to 32, but that requires enabling the
  22. * 5-bit port mode, which we do not support. 640k^W16 ought to