| 12345678910111213141516171819202122232425262728293031323334353637 |
- From: Jernej Skrabec <[email protected]>
- Allwinner H6 PWM is similar to that in A20 except that it has additional
- bus clock and reset line.
- Note that first PWM channel is connected to output pin and second
- channel is used internally, as a clock source to AC200 co-packaged chip.
- This means that any combination of these two channels can be used and
- thus it doesn't make sense to add pinctrl nodes at this point.
- Signed-off-by: Jernej Skrabec <[email protected]>
- Signed-off-by: Clément Péron <[email protected]>
- ---
- arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 10 ++++++++++
- 1 file changed, 10 insertions(+)
- diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
- index 29824081b43b..6d4bde488f15 100644
- --- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
- +++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
- @@ -245,6 +245,16 @@
- status = "disabled";
- };
-
- + pwm: pwm@300a000 {
- + compatible = "allwinner,sun50i-h6-pwm";
- + reg = <0x0300a000 0x400>;
- + clocks = <&osc24M>, <&ccu CLK_BUS_PWM>;
- + clock-names = "mod", "bus";
- + resets = <&ccu RST_BUS_PWM>;
- + #pwm-cells = <3>;
- + status = "disabled";
- + };
- +
- pio: pinctrl@300b000 {
- compatible = "allwinner,sun50i-h6-pinctrl";
- reg = <0x0300b000 0x400>;
|
