at91-q5xr5.dts 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * q5xr5.dts - Device Tree file for Exegin Q5xR5 board
  4. *
  5. * Copyright (C) 2014 Owen Kirby <[email protected]>
  6. */
  7. /dts-v1/;
  8. #include "at91sam9g20.dtsi"
  9. / {
  10. model = "Exegin Q5x (rev5)";
  11. compatible = "exegin,q5xr5", "atmel,at91sam9g20", "atmel,at91sam9";
  12. chosen {
  13. bootargs = "console=ttyS0,115200 rootfstype=squashfs,jffs2";
  14. };
  15. memory {
  16. reg = <0x20000000 0x0>;
  17. };
  18. clocks {
  19. #address-cells = <1>;
  20. #size-cells = <1>;
  21. ranges;
  22. main_clock: clock@0 {
  23. compatible = "atmel,osc", "fixed-clock";
  24. clock-frequency = <18432000>;
  25. };
  26. slow_xtal {
  27. clock-frequency = <32768>;
  28. };
  29. main_xtal {
  30. clock-frequency = <18432000>;
  31. };
  32. };
  33. ahb {
  34. apb {
  35. pinctrl@fffff400 {
  36. board {
  37. pinctrl_pck0_as_mck: pck0_as_mck {
  38. atmel,pins = <2 1 0x2 0x0>; /* PC1 periph B */
  39. };
  40. pinctrl_spi0_npcs0: spi0_npcs0 {
  41. atmel,pins = <0 3 0x1 0x0>; /* PA3 periph A */
  42. };
  43. pinctrl_spi0_npcs1: spi0_npcs1 {
  44. atmel,pins = <2 11 0x2 0x0>; /* PC11 periph B */
  45. };
  46. pinctrl_spi1_npcs0: spi1_npcs0 {
  47. atmel,pins = <1 3 0x1 0x0>; /* PB3 periph A */
  48. };
  49. pinctrl_spi1_npcs1: spi1_npcs1 {
  50. atmel,pins = <2 5 0x2 0x0>; /* PC5 periph B */
  51. };
  52. };
  53. spi0 {
  54. pinctrl_spi0: spi0-0 {
  55. atmel,pins =
  56. <0 0 0x1 0x0 /* PA0 periph A SPI0_MISO pin */
  57. 0 1 0x1 0x0 /* PA1 periph A SPI0_MOSI pin */
  58. 0 2 0x1 0x0>; /* PA2 periph A SPI0_SPCK pin */
  59. };
  60. };
  61. spi1 {
  62. pinctrl_spi1: spi1-0 {
  63. atmel,pins =
  64. <1 0 0x1 0x0 /* PB0 periph A SPI1_MISO pin */
  65. 1 1 0x1 0x0 /* PB1 periph A SPI1_MOSI pin */
  66. 1 2 0x1 0x0>; /* PB2 periph A SPI1_SPCK pin */
  67. };
  68. };
  69. };
  70. dbgu: serial@fffff200 {
  71. status = "okay";
  72. };
  73. usart0: serial@fffb0000 {
  74. pinctrl-0 =
  75. <&pinctrl_usart0
  76. &pinctrl_usart0_rts
  77. &pinctrl_usart0_cts
  78. &pinctrl_usart0_dtr_dsr
  79. &pinctrl_usart0_dcd
  80. &pinctrl_usart0_ri>;
  81. status = "okay";
  82. };
  83. macb0: ethernet@fffc4000 {
  84. phy-mode = "mii";
  85. status = "okay";
  86. };
  87. usb1: gadget@fffa4000 {
  88. status = "okay";
  89. };
  90. watchdog@fffffd40 {
  91. status = "okay";
  92. };
  93. spi0: spi@fffc8000 {
  94. #address-cells = <1>;
  95. #size-cells = <0>;
  96. compatible = "atmel,at91rm9200-spi";
  97. reg = <0xfffc8000 0x200>;
  98. interrupts = <12 4 3>;
  99. pinctrl-names = "default";
  100. pinctrl-0 = <&pinctrl_spi0>;
  101. status = "okay";
  102. cs-gpios = <&pioA 3 0>, <&pioC 11 1>, <0>, <0>;
  103. m25p80@0 {
  104. compatible = "sst,sst25vf040b";
  105. spi-max-frequency = <20000000>;
  106. reg = <0>;
  107. #address-cells = <1>;
  108. #size-cells = <1>;
  109. at91boot@0 {
  110. label = "at91boot";
  111. reg = <0x0 0x4000>;
  112. };
  113. uenv@4000 {
  114. label = "uboot-env";
  115. reg = <0x4000 0x4000>;
  116. };
  117. uboot@8000 {
  118. label = "uboot";
  119. reg = <0x8000 0x3E000>;
  120. };
  121. };
  122. spidev@1 {
  123. compatible = "spidev";
  124. spi-max-frequency = <2000000>;
  125. reg = <1>;
  126. };
  127. };
  128. spi1: spi@fffcc000 {
  129. #address-cells = <1>;
  130. #size-cells = <0>;
  131. compatible = "atmel,at91rm9200-spi";
  132. reg = <0xfffcc000 0x200>;
  133. interrupts = <13 4 3>;
  134. pinctrl-names = "default";
  135. pinctrl-0 = <&pinctrl_spi1>;
  136. cs-gpios = <&pioB 3 0>, <&pioC 5 1>, <0>, <0>;
  137. status = "okay";
  138. spidev@0 {
  139. compatible = "spidev";
  140. spi-max-frequency = <2000000>;
  141. reg = <0>;
  142. };
  143. spidev@1 {
  144. compatible = "spidev";
  145. spi-max-frequency = <2000000>;
  146. reg = <1>;
  147. };
  148. };
  149. };
  150. usb0: ohci@500000 {
  151. num-ports = <2>;
  152. status = "okay";
  153. };
  154. };
  155. flash@10000000 {
  156. compatible = "cfi-flash";
  157. bank-width = <2>;
  158. reg = <0x10000000 0x00800000>;
  159. #address-cells = <1>;
  160. #size-cells = <1>;
  161. kernel@0 {
  162. label = "kernel";
  163. reg = <0x0 0x200000>;
  164. };
  165. rootfs@200000 {
  166. label = "rootfs";
  167. reg = <0x200000 0x600000>;
  168. };
  169. };
  170. };