2
0

0091-riscv-dts-allwinner-devterm-Add-DSI-panel-and-backli.patch 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. From 7ac17ab7ea644ec27935865d6d0208ecc7fd4ed9 Mon Sep 17 00:00:00 2001
  2. From: Samuel Holland <[email protected]>
  3. Date: Thu, 11 Aug 2022 22:29:03 -0500
  4. Subject: [PATCH 091/117] riscv: dts: allwinner: devterm: Add DSI panel and
  5. backlight
  6. Signed-off-by: Samuel Holland <[email protected]>
  7. ---
  8. .../allwinner/sun20i-d1-clockworkpi-v3.14.dts | 8 +++++++-
  9. .../dts/allwinner/sun20i-d1-devterm-v3.14.dts | 20 +++++++++++++++++++
  10. 2 files changed, 27 insertions(+), 1 deletion(-)
  11. --- a/arch/riscv/boot/dts/allwinner/sun20i-d1-clockworkpi-v3.14.dts
  12. +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1-clockworkpi-v3.14.dts
  13. @@ -48,6 +48,12 @@
  14. };
  15. };
  16. + backlight: backlight {
  17. + compatible = "pwm-backlight";
  18. + power-supply = <&reg_vcc>;
  19. + pwms = <&pwm 4 50000 0>; /* PD20/GPIO9 */
  20. + };
  21. +
  22. reg_vdd_cpu: vdd-cpu {
  23. compatible = "pwm-regulator";
  24. pwms = <&pwm 0 50000 0>;
  25. @@ -252,7 +258,7 @@
  26. };
  27. &pwm {
  28. - pinctrl-0 = <&pwm0_pd16_pin>;
  29. + pinctrl-0 = <&pwm0_pd16_pin>, <&pwm4_pd20_pin>;
  30. pinctrl-names = "default";
  31. status = "okay";
  32. };
  33. --- a/arch/riscv/boot/dts/allwinner/sun20i-d1-devterm-v3.14.dts
  34. +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1-devterm-v3.14.dts
  35. @@ -35,3 +35,23 @@
  36. };
  37. };
  38. };
  39. +
  40. +&de {
  41. + status = "okay";
  42. +};
  43. +
  44. +&dsi {
  45. + pinctrl-0 = <&dsi_4lane_pins>;
  46. + pinctrl-names = "default";
  47. + status = "okay";
  48. +
  49. + panel@0 {
  50. + compatible = "clockwork,cwd686";
  51. + reg = <0>;
  52. + backlight = <&backlight>;
  53. + reset-gpios = <&pio 3 19 GPIO_ACTIVE_LOW>; /* PD19/GPIO8 */
  54. + rotation = <90>;
  55. + iovcc-supply = <&reg_dcdc3>;
  56. + vci-supply = <&reg_aldo2>;
  57. + };
  58. +};