2
0

410-add-linksys-e8450.patch 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406
  1. --- /dev/null
  2. +++ b/configs/mt7622_linksys_e8450_defconfig
  3. @@ -0,0 +1,137 @@
  4. +CONFIG_ARM=y
  5. +CONFIG_POSITION_INDEPENDENT=y
  6. +CONFIG_ARCH_MEDIATEK=y
  7. +CONFIG_TARGET_MT7622=y
  8. +CONFIG_SYS_TEXT_BASE=0x41e00000
  9. +CONFIG_SYS_MALLOC_F_LEN=0x4000
  10. +CONFIG_SYS_LOAD_ADDR=0x40080000
  11. +CONFIG_USE_DEFAULT_ENV_FILE=y
  12. +CONFIG_BOARD_LATE_INIT=y
  13. +CONFIG_BOOTP_SEND_HOSTNAME=y
  14. +CONFIG_DEFAULT_ENV_FILE="linksys_e8450_env"
  15. +CONFIG_NR_DRAM_BANKS=1
  16. +CONFIG_DEBUG_UART_BASE=0x11002000
  17. +CONFIG_DEBUG_UART_CLOCK=25000000
  18. +CONFIG_DEFAULT_DEVICE_TREE="mt7622-linksys-e8450-ubi"
  19. +CONFIG_DEBUG_UART=y
  20. +CONFIG_MTDPARTS_DEFAULT="mtdparts=spi-nand0:512k(bl2),1280k(fip),1024k(factory),256k(reserved),-(ubi)"
  21. +CONFIG_SMBIOS_PRODUCT_NAME=""
  22. +CONFIG_AUTOBOOT_KEYED=y
  23. +CONFIG_BOOTDELAY=30
  24. +CONFIG_AUTOBOOT_MENU_SHOW=y
  25. +CONFIG_CFB_CONSOLE_ANSI=y
  26. +CONFIG_BUTTON=y
  27. +CONFIG_BUTTON_GPIO=y
  28. +CONFIG_GPIO_HOG=y
  29. +CONFIG_CMD_ENV_FLAGS=y
  30. +CONFIG_FIT=y
  31. +CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
  32. +CONFIG_LED=y
  33. +CONFIG_LED_BLINK=y
  34. +CONFIG_LED_GPIO=y
  35. +CONFIG_LOGLEVEL=7
  36. +CONFIG_LOG=y
  37. +CONFIG_DEFAULT_FDT_FILE="mt7622-linksys-e8450"
  38. +CONFIG_SYS_PROMPT="MT7622> "
  39. +CONFIG_CMD_BOOTMENU=y
  40. +CONFIG_CMD_BOOTP=y
  41. +CONFIG_CMD_BUTTON=y
  42. +CONFIG_CMD_CDP=y
  43. +CONFIG_CMD_DHCP=y
  44. +CONFIG_CMD_DNS=y
  45. +CONFIG_CMD_ECHO=y
  46. +CONFIG_CMD_ENV_READMEM=y
  47. +CONFIG_CMD_ERASEENV=y
  48. +CONFIG_CMD_EXT4=y
  49. +CONFIG_CMD_FAT=y
  50. +CONFIG_CMD_FS_GENERIC=y
  51. +CONFIG_CMD_FS_UUID=y
  52. +CONFIG_CMD_GPIO=y
  53. +CONFIG_CMD_GPT=y
  54. +CONFIG_CMD_HASH=y
  55. +CONFIG_CMD_ITEST=y
  56. +CONFIG_CMD_LED=y
  57. +CONFIG_CMD_LICENSE=y
  58. +CONFIG_CMD_LINK_LOCAL=y
  59. +# CONFIG_CMD_MBR is not set
  60. +CONFIG_CMD_MTD=y
  61. +CONFIG_CMD_MTDPARTS=y
  62. +CONFIG_CMD_PCI=y
  63. +CONFIG_CMD_SF_TEST=y
  64. +CONFIG_CMD_PING=y
  65. +CONFIG_CMD_PXE=y
  66. +CONFIG_CMD_SMC=y
  67. +CONFIG_CMD_TFTPBOOT=y
  68. +CONFIG_CMD_TFTPSRV=y
  69. +CONFIG_CMD_UBI=y
  70. +CONFIG_CMD_UBI_RENAME=y
  71. +CONFIG_CMD_UBIFS=y
  72. +CONFIG_CMD_ASKENV=y
  73. +CONFIG_CMD_PART=y
  74. +CONFIG_CMD_PSTORE=y
  75. +CONFIG_CMD_PSTORE_MEM_ADDR=0x42ff0000
  76. +CONFIG_CMD_RARP=y
  77. +CONFIG_CMD_SETEXPR=y
  78. +CONFIG_CMD_SLEEP=y
  79. +CONFIG_CMD_SNTP=y
  80. +CONFIG_CMD_SOURCE=y
  81. +CONFIG_CMD_USB=y
  82. +CONFIG_CMD_UUID=y
  83. +CONFIG_DISPLAY_CPUINFO=y
  84. +CONFIG_DM_REGULATOR=y
  85. +CONFIG_DM_REGULATOR_FIXED=y
  86. +CONFIG_DM_REGULATOR_GPIO=y
  87. +CONFIG_DM_USB=y
  88. +CONFIG_HUSH_PARSER=y
  89. +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
  90. +CONFIG_SYS_RELOC_GD_ENV_ADDR=y
  91. +CONFIG_ENV_IS_IN_UBI=y
  92. +CONFIG_ENV_UBI_PART="ubi"
  93. +CONFIG_ENV_UBI_VOLUME="ubootenv"
  94. +CONFIG_ENV_UBI_VOLUME_REDUND="ubootenv2"
  95. +CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
  96. +CONFIG_VERSION_VARIABLE=y
  97. +CONFIG_PARTITION_UUIDS=y
  98. +CONFIG_NETCONSOLE=y
  99. +CONFIG_REGMAP=y
  100. +CONFIG_SYSCON=y
  101. +CONFIG_CLK=y
  102. +CONFIG_DM_MTD=y
  103. +CONFIG_DM_GPIO=y
  104. +CONFIG_PHY=y
  105. +CONFIG_PHY_MTK_TPHY=y
  106. +CONFIG_PHY_FIXED=y
  107. +CONFIG_DM_ETH=y
  108. +CONFIG_MEDIATEK_ETH=y
  109. +CONFIG_PCI=y
  110. +CONFIG_MTD=y
  111. +CONFIG_MTD_UBI_FASTMAP=y
  112. +CONFIG_DM_PCI=y
  113. +CONFIG_PCIE_MEDIATEK=y
  114. +CONFIG_PINCTRL=y
  115. +CONFIG_PINCONF=y
  116. +CONFIG_PINCTRL_MT7622=y
  117. +CONFIG_POWER_DOMAIN=y
  118. +CONFIG_PRE_CONSOLE_BUFFER=y
  119. +CONFIG_PRE_CON_BUF_ADDR=0x4007EF00
  120. +CONFIG_MTK_POWER_DOMAIN=y
  121. +CONFIG_RAM=y
  122. +CONFIG_DM_SERIAL=y
  123. +CONFIG_MTK_SERIAL=y
  124. +CONFIG_SPI=y
  125. +CONFIG_DM_SPI=y
  126. +CONFIG_MTK_SPI_NAND=y
  127. +CONFIG_MTK_SPI_NAND_MTD=y
  128. +CONFIG_SYSRESET_WATCHDOG=y
  129. +CONFIG_SYS_HAS_NONCACHED_MEMORY=y
  130. +CONFIG_WDT_MTK=y
  131. +CONFIG_LZO=y
  132. +CONFIG_ZSTD=y
  133. +CONFIG_HEXDUMP=y
  134. +CONFIG_RANDOM_UUID=y
  135. +CONFIG_REGEX=y
  136. +CONFIG_USB=y
  137. +CONFIG_USB_HOST=y
  138. +CONFIG_USB_XHCI_HCD=y
  139. +CONFIG_USB_XHCI_MTK=y
  140. +CONFIG_USB_STORAGE=y
  141. --- /dev/null
  142. +++ b/arch/arm/dts/mt7622-linksys-e8450-ubi.dts
  143. @@ -0,0 +1,193 @@
  144. +// SPDX-License-Identifier: GPL-2.0
  145. +/*
  146. + * Copyright (c) 2019 MediaTek Inc.
  147. + * Author: Sam Shih <[email protected]>
  148. + */
  149. +
  150. +/dts-v1/;
  151. +#include "mt7622.dtsi"
  152. +#include "mt7622-u-boot.dtsi"
  153. +
  154. +/ {
  155. + #address-cells = <1>;
  156. + #size-cells = <1>;
  157. + model = "mt7622-linksys-e8450-ubi";
  158. + compatible = "mediatek,mt7622", "linksys,e8450-ubi";
  159. + chosen {
  160. + stdout-path = &uart0;
  161. + tick-timer = &timer0;
  162. + };
  163. +
  164. + aliases {
  165. + spi0 = &snand;
  166. + };
  167. +
  168. + gpio-keys {
  169. + compatible = "gpio-keys";
  170. +
  171. + factory {
  172. + label = "reset";
  173. + gpios = <&gpio 0 GPIO_ACTIVE_LOW>;
  174. + };
  175. +
  176. + wps {
  177. + label = "wps";
  178. + gpios = <&gpio 102 GPIO_ACTIVE_LOW>;
  179. + };
  180. + };
  181. +
  182. + gpio-leds {
  183. + compatible = "gpio-leds";
  184. +
  185. + led_power: power_blue {
  186. + label = "power:blue";
  187. + gpios = <&gpio 95 GPIO_ACTIVE_LOW>;
  188. + default-state = "on";
  189. + };
  190. +
  191. + power_orange {
  192. + label = "power:orange";
  193. + gpios = <&gpio 96 GPIO_ACTIVE_LOW>;
  194. + default-state = "off";
  195. + };
  196. +
  197. + inet_blue {
  198. + label = "inet:blue";
  199. + gpios = <&gpio 97 GPIO_ACTIVE_LOW>;
  200. + default-state = "off";
  201. + };
  202. +
  203. + inet_orange {
  204. + label = "inet:orange";
  205. + gpios = <&gpio 98 GPIO_ACTIVE_LOW>;
  206. + default-state = "off";
  207. + };
  208. + };
  209. +
  210. + memory@40000000 {
  211. + device_type = "memory";
  212. + reg = <0x40000000 0x20000000>;
  213. + };
  214. +
  215. + reg_1p8v: regulator-1p8v {
  216. + compatible = "regulator-fixed";
  217. + regulator-name = "fixed-1.8V";
  218. + regulator-min-microvolt = <1800000>;
  219. + regulator-max-microvolt = <1800000>;
  220. + regulator-boot-on;
  221. + regulator-always-on;
  222. + };
  223. +
  224. + reg_3p3v: regulator-3p3v {
  225. + compatible = "regulator-fixed";
  226. + regulator-name = "fixed-3.3V";
  227. + regulator-min-microvolt = <3300000>;
  228. + regulator-max-microvolt = <3300000>;
  229. + regulator-boot-on;
  230. + regulator-always-on;
  231. + };
  232. +
  233. + reg_5v: regulator-5v {
  234. + compatible = "regulator-fixed";
  235. + regulator-name = "fixed-5V";
  236. + regulator-min-microvolt = <5000000>;
  237. + regulator-max-microvolt = <5000000>;
  238. + regulator-boot-on;
  239. + regulator-always-on;
  240. + };
  241. +};
  242. +
  243. +&pcie {
  244. + pinctrl-names = "default";
  245. + pinctrl-0 = <&pcie0_pins>, <&pcie1_pins>;
  246. + status = "okay";
  247. +
  248. + pcie@0,0 {
  249. + status = "okay";
  250. + };
  251. +
  252. + pcie@1,0 {
  253. + status = "okay";
  254. + };
  255. +};
  256. +
  257. +&pinctrl {
  258. + pcie0_pins: pcie0-pins {
  259. + mux {
  260. + function = "pcie";
  261. + groups = "pcie0_pad_perst",
  262. + "pcie0_1_waken",
  263. + "pcie0_1_clkreq";
  264. + };
  265. + };
  266. +
  267. + pcie1_pins: pcie1-pins {
  268. + mux {
  269. + function = "pcie";
  270. + groups = "pcie1_pad_perst",
  271. + "pcie1_0_waken",
  272. + "pcie1_0_clkreq";
  273. + };
  274. + };
  275. +
  276. + snfi_pins: snfi-pins {
  277. + mux {
  278. + function = "flash";
  279. + groups = "snfi";
  280. + };
  281. + };
  282. +
  283. + uart0_pins: uart0 {
  284. + mux {
  285. + function = "uart";
  286. + groups = "uart0_0_tx_rx" ;
  287. + };
  288. + };
  289. +
  290. + watchdog_pins: watchdog-default {
  291. + mux {
  292. + function = "watchdog";
  293. + groups = "watchdog";
  294. + };
  295. + };
  296. +};
  297. +
  298. +&snand {
  299. + pinctrl-names = "default";
  300. + pinctrl-0 = <&snfi_pins>;
  301. + status = "okay";
  302. + quad-spi;
  303. +};
  304. +
  305. +&uart0 {
  306. + status = "okay";
  307. +};
  308. +
  309. +&watchdog {
  310. + pinctrl-names = "default";
  311. + pinctrl-0 = <&watchdog_pins>;
  312. + status = "okay";
  313. +};
  314. +
  315. +&eth {
  316. + status = "okay";
  317. + mediatek,gmac-id = <0>;
  318. + phy-mode = "sgmii";
  319. + mediatek,switch = "mt7531";
  320. + reset-gpios = <&gpio 54 GPIO_ACTIVE_HIGH>;
  321. +
  322. + fixed-link {
  323. + speed = <1000>;
  324. + full-duplex;
  325. + };
  326. +};
  327. +
  328. +&ssusb {
  329. + vusb33-supply = <&reg_3p3v>;
  330. + vbus-supply = <&reg_5v>;
  331. + status = "okay";
  332. +};
  333. +
  334. +&u3phy {
  335. + status = "okay";
  336. +};
  337. --- a/arch/arm/dts/Makefile
  338. +++ b/arch/arm/dts/Makefile
  339. @@ -1263,6 +1263,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += \
  340. mt7622-rfb.dtb \
  341. mt7623a-unielec-u7623-02-emmc.dtb \
  342. mt7622-bananapi-bpi-r64.dtb \
  343. + mt7622-linksys-e8450-ubi.dtb \
  344. mt7623n-bananapi-bpi-r2.dtb \
  345. mt7629-rfb.dtb \
  346. mt7981-rfb.dtb \
  347. --- /dev/null
  348. +++ b/linksys_e8450_env
  349. @@ -0,0 +1,57 @@
  350. +ethaddr_factory=mtd read spi-nand0 0x40080000 0x220000 0x20000 && env readmem -b ethaddr 0x4009fff4 0x6 ; setenv ethaddr_factory
  351. +ipaddr=192.168.1.1
  352. +serverip=192.168.1.254
  353. +loadaddr=0x48000000
  354. +bootcmd=if pstore check ; then run boot_recovery ; else run boot_ubi ; fi
  355. +bootconf=config-1
  356. +bootdelay=0
  357. +bootfile=openwrt-mediatek-mt7622-linksys_e8450-ubi-initramfs-recovery.itb
  358. +bootfile_bl2=openwrt-mediatek-mt7622-linksys_e8450-ubi-preloader.bin
  359. +bootfile_fip=openwrt-mediatek-mt7622-linksys_e8450-ubi-bl31-uboot.fip
  360. +bootfile_upg=openwrt-mediatek-mt7622-linksys_e8450-ubi-squashfs-sysupgrade.itb
  361. +bootled_pwr=power:blue
  362. +bootled_rec=inet:orange on
  363. +bootmenu_confirm_return=askenv - Press ENTER to return to menu ; bootmenu 60
  364. +bootmenu_default=0
  365. +bootmenu_delay=0
  366. +bootmenu_title= ( ( ( OpenWrt ) ) )
  367. +bootmenu_0=Initialize environment.=run _firstboot
  368. +bootmenu_0d=Run default boot command.=run boot_default
  369. +bootmenu_1=Boot system via TFTP.=run boot_tftp ; run bootmenu_confirm_return
  370. +bootmenu_2=Boot production system from flash.=run boot_production ; run bootmenu_confirm_return
  371. +bootmenu_3=Boot recovery system from flash.=run boot_recovery ; run bootmenu_confirm_return
  372. +bootmenu_4=Load production system via TFTP then write to flash.=setenv noboot 1 ; setenv replacevol 1 ; run boot_tftp_production ; setenv noboot ; setenv replacevol ; run bootmenu_confirm_return
  373. +bootmenu_5=Load recovery system via TFTP then write to flash.=setenv noboot 1 ; setenv replacevol 1 ; run boot_tftp_recovery ; setenv noboot ; setenv replacevol ; run bootmenu_confirm_return
  374. +bootmenu_6=Load BL31+U-Boot FIP via TFTP then write to flash.=run boot_tftp_write_fip ; run bootmenu_confirm_return
  375. +bootmenu_7=Load BL2 preloader via TFTP then write to flash.=run boot_tftp_write_bl2 ; run bootmenu_confirm_return
  376. +bootmenu_8=Reboot.=reset
  377. +bootmenu_9=Reset all settings to factory defaults.=run reset_factory ; reset
  378. +boot_first=if button reset ; then led $bootled_rec on ; run boot_tftp_recovery ; setenv flag_recover 1 ; run boot_default ; fi ; bootmenu
  379. +boot_default=if env exists flag_recover ; then else run bootcmd ; fi ; run boot_recovery ; setenv replacevol 1 ; run boot_tftp_forever
  380. +boot_production=led $bootled_pwr on ; run ubi_read_production && bootm $loadaddr#$bootconf ; led $bootled_pwr off
  381. +boot_recovery=led $bootled_rec on ; run ubi_read_recovery ; bootm $loadaddr#$bootconf ; ubi remove recovery ; led $bootled_rec off
  382. +boot_serial_write_bl2=loadx $loadaddr 115200 && run boot_write_bl2
  383. +boot_serial_write_fip=loadx $loadaddr 115200 && run boot_write_fip
  384. +boot_tftp=tftpboot $loadaddr $bootfile && bootm $loadaddr#$bootconf
  385. +boot_tftp_forever=led $bootled_rec on ; while true ; do run boot_tftp_recovery ; sleep 1 ; done
  386. +boot_tftp_production=tftpboot $loadaddr $bootfile_upg && iminfo $loadaddr && ubi part ubi && run ubi_write_production ubi_prepare_rootfs ; if env exists noboot ; then else bootm $loadaddr#$bootconf ; fi
  387. +boot_tftp_recovery=tftpboot $loadaddr $bootfile && iminfo $loadaddr && ubi part ubi && run ubi_write_recovery ; if env exists noboot ; then else bootm $loadaddr#$bootconf ; fi
  388. +boot_tftp_write_bl2=tftpboot $loadaddr $bootfile_bl2 && run boot_write_bl2
  389. +boot_tftp_write_fip=tftpboot $loadaddr $bootfile_fip && run boot_write_fip
  390. +boot_ubi=ubi part ubi && run boot_production ; run boot_recovery
  391. +boot_write_bl2=mtd erase bl2 && mtd write spi-nand0 $loadaddr 0x0 0x20000 && mtd write spi-nand0 $loadaddr 0x20000 0x20000 && mtd write spi-nand0 $loadaddr 0x40000 0x20000 && mtd write spi-nand0 $loadaddr 0x60000 0x20000
  392. +boot_write_fip=mtd erase fip && mtd write fip $loadaddr
  393. +check_ubi=ubi part ubi || run ubi_format
  394. +reset_factory=mw $loadaddr 0x0 0x100000 ; ubi part ubi ; ubi write $loadaddr ubootenv 0x100000 ; ubi write $loadaddr ubootenv2 0x100000 ; ubi remove rootfs_data
  395. +ubi_format=ubi detach ; mtd erase ubi && ubi part ubi ; reset
  396. +ubi_prepare_rootfs=if ubi check rootfs_data ; then else if env exists rootfs_data_max ; then ubi create rootfs_data $rootfs_data_max dynamic || ubi create rootfs_data - dynamic ; else ubi create rootfs_data - dynamic ; fi ; fi
  397. +ubi_read_production=ubi read $loadaddr fit && iminfo $loadaddr && run ubi_prepare_rootfs
  398. +ubi_read_recovery=ubi check recovery && ubi read $loadaddr recovery
  399. +ubi_remove_rootfs=ubi check rootfs_data && ubi remove rootfs_data
  400. +ubi_write_production=ubi check fit && env exists replacevol && ubi remove fit ; if ubi check fit ; then else run ubi_remove_rootfs ; ubi create fit $filesize dynamic && ubi write $loadaddr fit $filesize ; fi
  401. +ubi_write_recovery=ubi check recovery && env exists replacevol && ubi remove recovery ; if ubi check recovery ; then else run ubi_remove_rootfs ; ubi create recovery $filesize dynamic && ubi write $loadaddr recovery $filesize ; fi
  402. +_create_env=ubi create ubootenv 0x100000 dynamic ; ubi create ubootenv2 0x100000 dynamic
  403. +_init_env=setenv _init_env ; if ubi check ubootenv && ubi check ubootenv2 ; then else run _create_env ; fi ; setenv _create_env ; saveenv || run ubi_format ; saveenv || run ubi_format
  404. +_firstboot=setenv _firstboot ; run _switch_to_menu ; run ethaddr_factory ; run check_ubi ; run _init_env ; run boot_first
  405. +_switch_to_menu=setenv _switch_to_menu ; setenv bootdelay 3 ; setenv bootmenu_delay 3 ; setenv bootmenu_0 $bootmenu_0d ; setenv bootmenu_0d ; run _bootmenu_update_title
  406. +_bootmenu_update_title=setenv _bootmenu_update_title ; setenv bootmenu_title "$bootmenu_title $ver"