035-v6.2-0003-arm64-dts-Update-cache-properties-for-broadcom.patch 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. From e567e58d6819adc002c57b81e16b88da24d3b4aa Mon Sep 17 00:00:00 2001
  2. From: Pierre Gondois <[email protected]>
  3. Date: Tue, 22 Nov 2022 17:32:07 +0100
  4. Subject: [PATCH] arm64: dts: Update cache properties for broadcom
  5. The DeviceTree Specification v0.3 specifies that the cache node
  6. 'compatible' and 'cache-level' properties are 'required'. Cf.
  7. s3.8 Multi-level and Shared Cache Nodes
  8. The 'cache-unified' property should be present if one of the
  9. properties for unified cache is present ('cache-size', ...).
  10. Update the Device Trees accordingly.
  11. Acked-by: William Zhang <[email protected]>
  12. Signed-off-by: Pierre Gondois <[email protected]>
  13. Link: https://lore.kernel.org/r/[email protected]
  14. Signed-off-by: Florian Fainelli <[email protected]>
  15. ---
  16. arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi | 1 +
  17. arch/arm64/boot/dts/broadcom/bcmbca/bcm4912.dtsi | 1 +
  18. arch/arm64/boot/dts/broadcom/bcmbca/bcm63146.dtsi | 1 +
  19. arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi | 1 +
  20. arch/arm64/boot/dts/broadcom/bcmbca/bcm6813.dtsi | 1 +
  21. arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi | 1 +
  22. arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi | 1 +
  23. arch/arm64/boot/dts/broadcom/northstar2/ns2.dtsi | 1 +
  24. arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi | 4 ++++
  25. 9 files changed, 12 insertions(+)
  26. --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi
  27. +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi
  28. @@ -63,6 +63,7 @@
  29. l2: l2-cache0 {
  30. compatible = "cache";
  31. + cache-level = <2>;
  32. };
  33. };
  34. --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm4912.dtsi
  35. +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm4912.dtsi
  36. @@ -51,6 +51,7 @@
  37. L2_0: l2-cache0 {
  38. compatible = "cache";
  39. + cache-level = <2>;
  40. };
  41. };
  42. --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63146.dtsi
  43. +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63146.dtsi
  44. @@ -35,6 +35,7 @@
  45. L2_0: l2-cache0 {
  46. compatible = "cache";
  47. + cache-level = <2>;
  48. };
  49. };
  50. --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi
  51. +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi
  52. @@ -51,6 +51,7 @@
  53. L2_0: l2-cache0 {
  54. compatible = "cache";
  55. + cache-level = <2>;
  56. };
  57. };
  58. --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6813.dtsi
  59. +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6813.dtsi
  60. @@ -51,6 +51,7 @@
  61. L2_0: l2-cache0 {
  62. compatible = "cache";
  63. + cache-level = <2>;
  64. };
  65. };
  66. --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi
  67. +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi
  68. @@ -35,6 +35,7 @@
  69. L2_0: l2-cache0 {
  70. compatible = "cache";
  71. + cache-level = <2>;
  72. };
  73. };
  74. --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi
  75. +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi
  76. @@ -50,6 +50,7 @@
  77. };
  78. L2_0: l2-cache0 {
  79. compatible = "cache";
  80. + cache-level = <2>;
  81. };
  82. };
  83. --- a/arch/arm64/boot/dts/broadcom/northstar2/ns2.dtsi
  84. +++ b/arch/arm64/boot/dts/broadcom/northstar2/ns2.dtsi
  85. @@ -79,6 +79,7 @@
  86. CLUSTER0_L2: l2-cache@0 {
  87. compatible = "cache";
  88. + cache-level = <2>;
  89. };
  90. };
  91. --- a/arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi
  92. +++ b/arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi
  93. @@ -108,18 +108,22 @@
  94. CLUSTER0_L2: l2-cache@0 {
  95. compatible = "cache";
  96. + cache-level = <2>;
  97. };
  98. CLUSTER1_L2: l2-cache@100 {
  99. compatible = "cache";
  100. + cache-level = <2>;
  101. };
  102. CLUSTER2_L2: l2-cache@200 {
  103. compatible = "cache";
  104. + cache-level = <2>;
  105. };
  106. CLUSTER3_L2: l2-cache@300 {
  107. compatible = "cache";
  108. + cache-level = <2>;
  109. };
  110. };