2
0

012-v6.5-arm64-dts-mt7986-add-PWM.patch 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738
  1. From 3b92c547e3d4a35c6214b3e7fa1103d0749d83b1 Mon Sep 17 00:00:00 2001
  2. From: Daniel Golle <[email protected]>
  3. Date: Fri, 21 Apr 2023 15:20:44 +0200
  4. Subject: [PATCH 12/19] arm64: dts: mt7986: add PWM
  5. This adds pwm node to mt7986.
  6. Signed-off-by: Daniel Golle <[email protected]>
  7. Signed-off-by: Frank Wunderlich <[email protected]>
  8. Link: https://lore.kernel.org/r/[email protected]
  9. Signed-off-by: Matthias Brugger <[email protected]>
  10. ---
  11. arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 14 ++++++++++++++
  12. 1 file changed, 14 insertions(+)
  13. --- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
  14. +++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
  15. @@ -240,6 +240,20 @@
  16. status = "disabled";
  17. };
  18. + pwm: pwm@10048000 {
  19. + compatible = "mediatek,mt7986-pwm";
  20. + reg = <0 0x10048000 0 0x1000>;
  21. + #clock-cells = <1>;
  22. + #pwm-cells = <2>;
  23. + interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
  24. + clocks = <&topckgen CLK_TOP_PWM_SEL>,
  25. + <&infracfg CLK_INFRA_PWM_STA>,
  26. + <&infracfg CLK_INFRA_PWM1_CK>,
  27. + <&infracfg CLK_INFRA_PWM2_CK>;
  28. + clock-names = "top", "main", "pwm1", "pwm2";
  29. + status = "disabled";
  30. + };
  31. +
  32. uart0: serial@11002000 {
  33. compatible = "mediatek,mt7986-uart",
  34. "mediatek,mt6577-uart";