2
0

rtl8382_hpe_1920-24g.dts 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "rtl8382_hpe_1920.dtsi"
  3. / {
  4. compatible = "hpe,1920-24g", "realtek,rtl838x-soc";
  5. model = "HPE 1920-24G (JG924A)";
  6. };
  7. &mdio {
  8. EXTERNAL_PHY(0)
  9. EXTERNAL_PHY(1)
  10. EXTERNAL_PHY(2)
  11. EXTERNAL_PHY(3)
  12. EXTERNAL_PHY(4)
  13. EXTERNAL_PHY(5)
  14. EXTERNAL_PHY(6)
  15. EXTERNAL_PHY(7)
  16. };
  17. &switch0 {
  18. ports {
  19. #address-cells = <1>;
  20. #size-cells = <0>;
  21. SWITCH_PORT(0, 1, qsgmii)
  22. SWITCH_PORT(1, 2, qsgmii)
  23. SWITCH_PORT(2, 3, qsgmii)
  24. SWITCH_PORT(3, 4, qsgmii)
  25. SWITCH_PORT(4, 5, qsgmii)
  26. SWITCH_PORT(5, 6, qsgmii)
  27. SWITCH_PORT(6, 7, qsgmii)
  28. SWITCH_PORT(7, 8, qsgmii)
  29. SWITCH_PORT(8, 9, internal)
  30. SWITCH_PORT(9, 10, internal)
  31. SWITCH_PORT(10, 11, internal)
  32. SWITCH_PORT(11, 12, internal)
  33. SWITCH_PORT(12, 13, internal)
  34. SWITCH_PORT(13, 14, internal)
  35. SWITCH_PORT(14, 15, internal)
  36. SWITCH_PORT(15, 16, internal)
  37. SWITCH_PORT(16, 17, qsgmii)
  38. SWITCH_PORT(17, 18, qsgmii)
  39. SWITCH_PORT(18, 19, qsgmii)
  40. SWITCH_PORT(19, 20, qsgmii)
  41. SWITCH_PORT(20, 21, qsgmii)
  42. SWITCH_PORT(21, 22, qsgmii)
  43. SWITCH_PORT(22, 23, qsgmii)
  44. SWITCH_PORT(23, 24, qsgmii)
  45. SWITCH_PORT(24, 25, qsgmii)
  46. SWITCH_PORT(25, 26, qsgmii)
  47. SWITCH_PORT(26, 27, qsgmii)
  48. SWITCH_PORT(27, 28, qsgmii)
  49. port@28 {
  50. ethernet = <&ethernet0>;
  51. reg = <28>;
  52. phy-mode = "internal";
  53. fixed-link {
  54. speed = <1000>;
  55. full-duplex;
  56. };
  57. };
  58. };
  59. };