0106-riscv-dts-starfive-jh7100-Add-watchdog-node.patch 992 B

12345678910111213141516171819202122232425262728293031
  1. From b085b6233065b1e5145fbf93d75264b2042c0eb5 Mon Sep 17 00:00:00 2001
  2. From: Xingyu Wu <[email protected]>
  3. Date: Tue, 14 Mar 2023 21:24:37 +0800
  4. Subject: [PATCH 106/122] riscv: dts: starfive: jh7100: Add watchdog node
  5. Add watchdog node for the StarFive JH7100 RISC-V SoC.
  6. Signed-off-by: Xingyu Wu <[email protected]>
  7. Reviewed-by: Emil Renner Berthing <[email protected]>
  8. ---
  9. arch/riscv/boot/dts/starfive/jh7100.dtsi | 10 ++++++++++
  10. 1 file changed, 10 insertions(+)
  11. --- a/arch/riscv/boot/dts/starfive/jh7100.dtsi
  12. +++ b/arch/riscv/boot/dts/starfive/jh7100.dtsi
  13. @@ -238,5 +238,15 @@
  14. #size-cells = <0>;
  15. status = "disabled";
  16. };
  17. +
  18. + watchdog@12480000 {
  19. + compatible = "starfive,jh7100-wdt";
  20. + reg = <0x0 0x12480000 0x0 0x10000>;
  21. + clocks = <&clkgen JH7100_CLK_WDTIMER_APB>,
  22. + <&clkgen JH7100_CLK_WDT_CORE>;
  23. + clock-names = "apb", "core";
  24. + resets = <&rstgen JH7100_RSTN_WDTIMER_APB>,
  25. + <&rstgen JH7100_RSTN_WDT>;
  26. + };
  27. };
  28. };