1004-RISC-V-Add-StarFive-JH7100-audio-clock-node.patch 1.0 KB

1234567891011121314151617181920212223242526272829303132
  1. From 6a9196186f9630006c3db022bcc0bd5796f4fae5 Mon Sep 17 00:00:00 2001
  2. From: Emil Renner Berthing <[email protected]>
  3. Date: Sat, 20 Nov 2021 17:13:22 +0100
  4. Subject: [PATCH 1004/1024] RISC-V: Add StarFive JH7100 audio clock node
  5. Add device tree node for the audio clocks on the StarFive JH7100 RISC-V
  6. SoC.
  7. Signed-off-by: Emil Renner Berthing <[email protected]>
  8. ---
  9. arch/riscv/boot/dts/starfive/jh7100.dtsi | 10 ++++++++++
  10. 1 file changed, 10 insertions(+)
  11. --- a/arch/riscv/boot/dts/starfive/jh7100.dtsi
  12. +++ b/arch/riscv/boot/dts/starfive/jh7100.dtsi
  13. @@ -133,6 +133,16 @@
  14. riscv,ndev = <133>;
  15. };
  16. + audclk: clock-controller@10480000 {
  17. + compatible = "starfive,jh7100-audclk";
  18. + reg = <0x0 0x10480000 0x0 0x10000>;
  19. + clocks = <&clkgen JH7100_CLK_AUDIO_SRC>,
  20. + <&clkgen JH7100_CLK_AUDIO_12288>,
  21. + <&clkgen JH7100_CLK_DOM7AHB_BUS>;
  22. + clock-names = "audio_src", "audio_12288", "dom7ahb_bus";
  23. + #clock-cells = <1>;
  24. + };
  25. +
  26. clkgen: clock-controller@11800000 {
  27. compatible = "starfive,jh7100-clkgen";
  28. reg = <0x0 0x11800000 0x0 0x10000>;