ESR-9753.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "engenius,esr-9753", "ralink,rt3052-soc";
  7. model = "Senao / EnGenius ESR-9753";
  8. aliases {
  9. led-status = &led_power;
  10. };
  11. cfi@1f000000 {
  12. compatible = "cfi-flash";
  13. reg = <0x1f000000 0x800000>;
  14. bank-width = <2>;
  15. device-width = <2>;
  16. partitions {
  17. compatible = "fixed-partitions";
  18. #address-cells = <1>;
  19. #size-cells = <1>;
  20. partition@0 {
  21. label = "u-boot";
  22. reg = <0x0 0x30000>;
  23. read-only;
  24. };
  25. partition@30000 {
  26. label = "u-boot-env";
  27. reg = <0x30000 0x10000>;
  28. read-only;
  29. };
  30. factory: partition@40000 {
  31. label = "factory";
  32. reg = <0x40000 0x10000>;
  33. read-only;
  34. };
  35. partition@50000 {
  36. label = "firmware";
  37. reg = <0x50000 0x3b0000>;
  38. };
  39. };
  40. };
  41. gpio-leds {
  42. compatible = "gpio-leds";
  43. led_power: power {
  44. label = "esr-9753:orange:power";
  45. gpios = <&gpio0 8 GPIO_ACTIVE_LOW>;
  46. };
  47. wps {
  48. label = "esr-9753:orange:wps";
  49. gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
  50. };
  51. };
  52. gpio-keys-polled {
  53. compatible = "gpio-keys-polled";
  54. poll-interval = <20>;
  55. reset {
  56. label = "reset";
  57. gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
  58. linux,code = <KEY_RESTART>;
  59. };
  60. wps {
  61. label = "wps";
  62. gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
  63. linux,code = <KEY_WPS_BUTTON>;
  64. };
  65. };
  66. };
  67. &pinctrl {
  68. state_default: pinctrl0 {
  69. gpio {
  70. ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
  71. ralink,function = "gpio";
  72. };
  73. };
  74. };
  75. &ethernet {
  76. mtd-mac-address = <&factory 0x4>;
  77. };
  78. &esw {
  79. mediatek,portmap = <0x3e>;
  80. };
  81. &wmac {
  82. ralink,mtd-eeprom = <&factory 0>;
  83. };