2
0

100-19-board-mt7622-use-new-spi-nand-driver.patch 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. From 4c1803cc08b1618d935c1386f43f43a4e9c97697 Mon Sep 17 00:00:00 2001
  2. From: Weijie Gao <[email protected]>
  3. Date: Wed, 3 Mar 2021 10:51:43 +0800
  4. Subject: [PATCH 54/71] board: mt7622: use new spi-nand driver
  5. Enable new spi-nand driver support for mt7622_rfb_defconfig
  6. Signed-off-by: Weijie Gao <[email protected]>
  7. ---
  8. arch/arm/dts/mt7622-rfb.dts | 7 +++++++
  9. arch/arm/dts/mt7622.dtsi | 16 ++++++++++++++++
  10. configs/mt7622_rfb_defconfig | 5 +++++
  11. 3 files changed, 28 insertions(+)
  12. --- a/arch/arm/dts/mt7622-rfb.dts
  13. +++ b/arch/arm/dts/mt7622-rfb.dts
  14. @@ -196,6 +196,13 @@
  15. };
  16. };
  17. +&snand {
  18. + pinctrl-names = "default";
  19. + pinctrl-0 = <&snfi_pins>;
  20. + status = "okay";
  21. + quad-spi;
  22. +};
  23. +
  24. &uart0 {
  25. status = "okay";
  26. };
  27. --- a/arch/arm/dts/mt7622.dtsi
  28. +++ b/arch/arm/dts/mt7622.dtsi
  29. @@ -77,6 +77,22 @@
  30. #size-cells = <0>;
  31. };
  32. + snand: snand@1100d000 {
  33. + compatible = "mediatek,mt7622-snand";
  34. + reg = <0x1100d000 0x1000>,
  35. + <0x1100e000 0x1000>;
  36. + reg-names = "nfi", "ecc";
  37. + clocks = <&pericfg CLK_PERI_NFI_PD>,
  38. + <&pericfg CLK_PERI_SNFI_PD>,
  39. + <&pericfg CLK_PERI_NFIECC_PD>;
  40. + clock-names = "nfi_clk", "pad_clk", "ecc_clk";
  41. + assigned-clocks = <&topckgen CLK_TOP_AXI_SEL>,
  42. + <&topckgen CLK_TOP_NFI_INFRA_SEL>;
  43. + assigned-clock-parents = <&topckgen CLK_TOP_SYSPLL1_D2>,
  44. + <&topckgen CLK_TOP_UNIVPLL2_D8>;
  45. + status = "disabled";
  46. + };
  47. +
  48. snor: snor@11014000 {
  49. compatible = "mediatek,mtk-snor";
  50. reg = <0x11014000 0x1000>;
  51. --- a/configs/mt7622_rfb_defconfig
  52. +++ b/configs/mt7622_rfb_defconfig
  53. @@ -22,6 +22,7 @@ CONFIG_SYS_MAXARGS=8
  54. CONFIG_SYS_PBSIZE=1049
  55. CONFIG_CMD_BOOTMENU=y
  56. CONFIG_CMD_MMC=y
  57. +CONFIG_CMD_MTD=y
  58. CONFIG_CMD_PCI=y
  59. CONFIG_CMD_SF_TEST=y
  60. CONFIG_CMD_PING=y
  61. @@ -41,6 +42,10 @@ CONFIG_SYSCON=y
  62. CONFIG_CLK=y
  63. CONFIG_MMC_HS200_SUPPORT=y
  64. CONFIG_MMC_MTK=y
  65. +CONFIG_MTD=y
  66. +CONFIG_DM_MTD=y
  67. +CONFIG_MTK_SPI_NAND=y
  68. +CONFIG_MTK_SPI_NAND_MTD=y
  69. CONFIG_DM_SPI_FLASH=y
  70. CONFIG_SPI_FLASH_EON=y
  71. CONFIG_SPI_FLASH_GIGADEVICE=y