290-mt7981-add-USB-nodes.patch 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. From cca5775031e4890f195246772e00f7f4ae7438f6 Mon Sep 17 00:00:00 2001
  2. From: John Crispin <[email protected]>
  3. Date: Mon, 19 Feb 2024 05:52:24 +0100
  4. Subject: [PATCH 1/2] mt7981.dtsi: add USB nodes
  5. Signed-off-by: John Crispin <[email protected]>
  6. ---
  7. arch/arm/dts/mt7981.dtsi | 47 ++++++++++++++++++++++++++++++++++++++++
  8. 1 file changed, 47 insertions(+)
  9. --- a/arch/arm/dts/mt7981.dtsi
  10. +++ b/arch/arm/dts/mt7981.dtsi
  11. @@ -6,6 +6,7 @@
  12. #include <dt-bindings/interrupt-controller/irq.h>
  13. #include <dt-bindings/interrupt-controller/arm-gic.h>
  14. +#include <dt-bindings/phy/phy.h>
  15. #include <dt-bindings/clock/mt7981-clk.h>
  16. #include <dt-bindings/reset/mt7629-reset.h>
  17. #include <dt-bindings/pinctrl/mt65xx.h>
  18. @@ -342,4 +343,50 @@
  19. status = "disabled";
  20. };
  21. + xhci: xhci@11200000 {
  22. + compatible = "mediatek,mt7981-xhci",
  23. + "mediatek,mtk-xhci";
  24. + reg = <0x11200000 0x2e00>,
  25. + <0x11203e00 0x0100>;
  26. + reg-names = "mac", "ippc";
  27. + interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
  28. + phys = <&u2port0 PHY_TYPE_USB2>,
  29. + <&u3port0 PHY_TYPE_USB3>;
  30. + clocks = <&infracfg_ao CK_INFRA_IUSB_SYS_CK>,
  31. + <&infracfg_ao CK_INFRA_IUSB_CK>,
  32. + <&infracfg_ao CK_INFRA_IUSB_133_CK>,
  33. + <&infracfg_ao CK_INFRA_IUSB_66M_CK>,
  34. + <&topckgen CK_TOP_U2U3_XHCI_SEL>;
  35. + clock-names = "sys_ck",
  36. + "ref_ck",
  37. + "mcu_ck",
  38. + "dma_ck",
  39. + "xhci_ck";
  40. + mediatek,u3p-dis-msk = <0x1>;
  41. + status = "okay";
  42. + };
  43. +
  44. + usbtphy: usb-phy@11e10000 {
  45. + compatible = "mediatek,mt7981",
  46. + "mediatek,generic-tphy-v2";
  47. + #address-cells = <1>;
  48. + #size-cells = <1>;
  49. + status = "okay";
  50. +
  51. + u2port0: usb-phy@11e10000 {
  52. + reg = <0x11e10000 0x700>;
  53. + clocks = <&topckgen CK_TOP_USB_FRMCNT_SEL>;
  54. + clock-names = "ref";
  55. + #phy-cells = <1>;
  56. + status = "okay";
  57. + };
  58. +
  59. + u3port0: usb-phy@11e10700 {
  60. + reg = <0x11e10700 0x900>;
  61. + clocks = <&topckgen CK_TOP_USB3_PHY_SEL>;
  62. + clock-names = "ref";
  63. + #phy-cells = <1>;
  64. + status = "okay";
  65. + };
  66. + };
  67. };