2
0

0167-mtd-nand-mtk-Support-MT7622-NAND-flash-controller.patch 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. From f395a149fbbc190afbadbdcf9ce95f85f78da22f Mon Sep 17 00:00:00 2001
  2. From: RogerCC Lin <[email protected]>
  3. Date: Thu, 30 Nov 2017 22:10:45 +0800
  4. Subject: [PATCH 167/224] mtd: nand: mtk: Support MT7622 NAND flash controller.
  5. Add tables to support MT7622 NAND flash controller.
  6. Signed-off-by: RogerCC Lin <[email protected]>
  7. Signed-off-by: Boris Brezillon <[email protected]>
  8. ---
  9. drivers/mtd/nand/mtk_ecc.c | 26 ++++++++++++++++++++++++++
  10. drivers/mtd/nand/mtk_nand.c | 16 ++++++++++++++++
  11. 2 files changed, 42 insertions(+)
  12. --- a/drivers/mtd/nand/mtk_ecc.c
  13. +++ b/drivers/mtd/nand/mtk_ecc.c
  14. @@ -83,6 +83,10 @@ static const u8 ecc_strength_mt2712[] =
  15. 40, 44, 48, 52, 56, 60, 68, 72, 80
  16. };
  17. +static const u8 ecc_strength_mt7622[] = {
  18. + 4, 6, 8, 10, 12, 14, 16
  19. +};
  20. +
  21. enum mtk_ecc_regs {
  22. ECC_ENCPAR00,
  23. ECC_ENCIRQ_EN,
  24. @@ -110,6 +114,15 @@ static int mt2712_ecc_regs[] = {
  25. [ECC_DECIRQ_STA] = 0x204,
  26. };
  27. +static int mt7622_ecc_regs[] = {
  28. + [ECC_ENCPAR00] = 0x10,
  29. + [ECC_ENCIRQ_EN] = 0x30,
  30. + [ECC_ENCIRQ_STA] = 0x34,
  31. + [ECC_DECDONE] = 0x11c,
  32. + [ECC_DECIRQ_EN] = 0x140,
  33. + [ECC_DECIRQ_STA] = 0x144,
  34. +};
  35. +
  36. static inline void mtk_ecc_wait_idle(struct mtk_ecc *ecc,
  37. enum mtk_ecc_operation op)
  38. {
  39. @@ -458,6 +471,16 @@ static const struct mtk_ecc_caps mtk_ecc
  40. .pg_irq_sel = 1,
  41. };
  42. +static const struct mtk_ecc_caps mtk_ecc_caps_mt7622 = {
  43. + .err_mask = 0x3f,
  44. + .ecc_strength = ecc_strength_mt7622,
  45. + .ecc_regs = mt7622_ecc_regs,
  46. + .num_ecc_strength = 7,
  47. + .ecc_mode_shift = 4,
  48. + .parity_bits = 13,
  49. + .pg_irq_sel = 0,
  50. +};
  51. +
  52. static const struct of_device_id mtk_ecc_dt_match[] = {
  53. {
  54. .compatible = "mediatek,mt2701-ecc",
  55. @@ -465,6 +488,9 @@ static const struct of_device_id mtk_ecc
  56. }, {
  57. .compatible = "mediatek,mt2712-ecc",
  58. .data = &mtk_ecc_caps_mt2712,
  59. + }, {
  60. + .compatible = "mediatek,mt7622-ecc",
  61. + .data = &mtk_ecc_caps_mt7622,
  62. },
  63. {},
  64. };
  65. --- a/drivers/mtd/nand/mtk_nand.c
  66. +++ b/drivers/mtd/nand/mtk_nand.c
  67. @@ -174,6 +174,10 @@ static const u8 spare_size_mt2712[] = {
  68. 74
  69. };
  70. +static const u8 spare_size_mt7622[] = {
  71. + 16, 26, 27, 28
  72. +};
  73. +
  74. static inline struct mtk_nfc_nand_chip *to_mtk_nand(struct nand_chip *nand)
  75. {
  76. return container_of(nand, struct mtk_nfc_nand_chip, nand);
  77. @@ -1409,6 +1413,15 @@ static const struct mtk_nfc_caps mtk_nfc
  78. .max_sector_size = 1024,
  79. };
  80. +static const struct mtk_nfc_caps mtk_nfc_caps_mt7622 = {
  81. + .spare_size = spare_size_mt7622,
  82. + .num_spare_size = 4,
  83. + .pageformat_spare_shift = 4,
  84. + .nfi_clk_div = 1,
  85. + .max_sector = 8,
  86. + .max_sector_size = 512,
  87. +};
  88. +
  89. static const struct of_device_id mtk_nfc_id_table[] = {
  90. {
  91. .compatible = "mediatek,mt2701-nfc",
  92. @@ -1416,6 +1429,9 @@ static const struct of_device_id mtk_nfc
  93. }, {
  94. .compatible = "mediatek,mt2712-nfc",
  95. .data = &mtk_nfc_caps_mt2712,
  96. + }, {
  97. + .compatible = "mediatek,mt7622-nfc",
  98. + .data = &mtk_nfc_caps_mt7622,
  99. },
  100. {}
  101. };