mt7620a.dtsi 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "ralink,mtk7620a-soc";
  5. cpus {
  6. cpu@0 {
  7. compatible = "mips,mips24KEc";
  8. };
  9. };
  10. chosen {
  11. bootargs = "console=ttyS0,57600";
  12. };
  13. cpuintc: cpuintc@0 {
  14. #address-cells = <0>;
  15. #interrupt-cells = <1>;
  16. interrupt-controller;
  17. compatible = "mti,cpu-interrupt-controller";
  18. };
  19. palmbus@10000000 {
  20. compatible = "palmbus";
  21. reg = <0x10000000 0x200000>;
  22. ranges = <0x0 0x10000000 0x1FFFFF>;
  23. #address-cells = <1>;
  24. #size-cells = <1>;
  25. sysc@0 {
  26. compatible = "ralink,mt7620a-sysc", "ralink,rt3050-sysc";
  27. reg = <0x0 0x100>;
  28. };
  29. timer@100 {
  30. compatible = "ralink,mt7620a-timer", "ralink,rt2880-timer";
  31. reg = <0x100 0x20>;
  32. interrupt-parent = <&intc>;
  33. interrupts = <1>;
  34. };
  35. watchdog@120 {
  36. compatible = "ralink,mt7620a-wdt", "ralink,rt2880-wdt";
  37. reg = <0x120 0x10>;
  38. resets = <&rstctrl 8>;
  39. reset-names = "wdt";
  40. interrupt-parent = <&intc>;
  41. interrupts = <1>;
  42. };
  43. intc: intc@200 {
  44. compatible = "ralink,mt7620a-intc", "ralink,rt2880-intc";
  45. reg = <0x200 0x100>;
  46. resets = <&rstctrl 19>;
  47. reset-names = "intc";
  48. interrupt-controller;
  49. #interrupt-cells = <1>;
  50. interrupt-parent = <&cpuintc>;
  51. interrupts = <2>;
  52. };
  53. memc@300 {
  54. compatible = "ralink,mt7620a-memc", "ralink,rt3050-memc";
  55. reg = <0x300 0x100>;
  56. resets = <&rstctrl 20>;
  57. reset-names = "mc";
  58. interrupt-parent = <&intc>;
  59. interrupts = <3>;
  60. };
  61. uart@500 {
  62. compatible = "ralink,mt7620a-uart", "ralink,rt2880-uart", "ns16550a";
  63. reg = <0x500 0x100>;
  64. resets = <&rstctrl 12>;
  65. reset-names = "uart";
  66. interrupt-parent = <&intc>;
  67. interrupts = <5>;
  68. reg-shift = <2>;
  69. status = "disabled";
  70. };
  71. gpio0: gpio@600 {
  72. compatible = "ralink,mt7620a-gpio", "ralink,rt2880-gpio";
  73. reg = <0x600 0x34>;
  74. resets = <&rstctrl 13>;
  75. reset-names = "pio";
  76. interrupt-parent = <&intc>;
  77. interrupts = <6>;
  78. gpio-controller;
  79. #gpio-cells = <2>;
  80. ralink,gpio-base = <0>;
  81. ralink,num-gpios = <24>;
  82. ralink,register-map = [ 00 04 08 0c
  83. 20 24 28 2c
  84. 30 34 ];
  85. };
  86. gpio1: gpio@638 {
  87. compatible = "ralink,mt7620a-gpio", "ralink,rt2880-gpio";
  88. reg = <0x638 0x24>;
  89. interrupt-parent = <&intc>;
  90. interrupts = <6>;
  91. gpio-controller;
  92. #gpio-cells = <2>;
  93. ralink,gpio-base = <24>;
  94. ralink,num-gpios = <16>;
  95. ralink,register-map = [ 00 04 08 0c
  96. 10 14 18 1c
  97. 20 24 ];
  98. status = "disabled";
  99. };
  100. gpio2: gpio@660 {
  101. compatible = "ralink,mt7620a-gpio", "ralink,rt2880-gpio";
  102. reg = <0x660 0x24>;
  103. interrupt-parent = <&intc>;
  104. interrupts = <6>;
  105. gpio-controller;
  106. #gpio-cells = <2>;
  107. ralink,gpio-base = <40>;
  108. ralink,num-gpios = <32>;
  109. ralink,register-map = [ 00 04 08 0c
  110. 10 14 18 1c
  111. 20 24 ];
  112. status = "disabled";
  113. };
  114. i2c@900 {
  115. compatible = "link,mt7620a-i2c", "ralink,rt2880-i2c";
  116. reg = <0x900 0x100>;
  117. resets = <&rstctrl 16>;
  118. reset-names = "i2c";
  119. #address-cells = <1>;
  120. #size-cells = <0>;
  121. status = "disabled";
  122. pinctrl-names = "default";
  123. pinctrl-0 = <&i2c_pins>;
  124. };
  125. i2s@a00 {
  126. compatible = "ralink,mt7620a-i2s";
  127. reg = <0xa00 0x100>;
  128. resets = <&rstctrl 17>;
  129. reset-names = "i2s";
  130. interrupt-parent = <&intc>;
  131. interrupts = <10>;
  132. status = "disabled";
  133. };
  134. spi@b00 {
  135. compatible = "ralink,mt7620a-spi", "ralink,rt2880-spi";
  136. reg = <0xb00 0x100>;
  137. resets = <&rstctrl 18>;
  138. reset-names = "spi";
  139. #address-cells = <1>;
  140. #size-cells = <1>;
  141. status = "disabled";
  142. pinctrl-names = "default";
  143. pinctrl-0 = <&spi_pins>;
  144. };
  145. uartlite@c00 {
  146. compatible = "ralink,mt7620a-uart", "ralink,rt2880-uart", "ns16550a";
  147. reg = <0xc00 0x100>;
  148. resets = <&rstctrl 19>;
  149. reset-names = "uartl";
  150. interrupt-parent = <&intc>;
  151. interrupts = <12>;
  152. reg-shift = <2>;
  153. pinctrl-names = "default";
  154. pinctrl-0 = <&uartlite_pins>;
  155. };
  156. systick@d00 {
  157. compatible = "ralink,mt7620a-systick", "ralink,cevt-systick";
  158. reg = <0xd00 0x10>;
  159. resets = <&rstctrl 28>;
  160. reset-names = "intc";
  161. interrupt-parent = <&cpuintc>;
  162. interrupts = <7>;
  163. };
  164. pcm@2000 {
  165. compatible = "ralink,mt7620a-pcm";
  166. reg = <0x2000 0x800>;
  167. resets = <&rstctrl 11>;
  168. reset-names = "pcm";
  169. interrupt-parent = <&intc>;
  170. interrupts = <4>;
  171. status = "disabled";
  172. };
  173. gdma@2800 {
  174. compatible = "ralink,mt7620a-gdma", "ralink,rt2880-gdma";
  175. reg = <0x2800 0x800>;
  176. resets = <&rstctrl 14>;
  177. reset-names = "dma";
  178. interrupt-parent = <&intc>;
  179. interrupts = <7>;
  180. status = "disabled";
  181. };
  182. };
  183. pinctrl {
  184. compatible = "ralink,rt2880-pinmux";
  185. pinctrl-names = "default";
  186. pinctrl-0 = <&state_default>;
  187. state_default: pinctrl0 {
  188. };
  189. pcm_i2s_pins: pcm_i2s {
  190. pcm_i2s {
  191. ralink,group = "uartf";
  192. ralink,function = "pcm i2s";
  193. };
  194. };
  195. spi_pins: spi {
  196. spi {
  197. ralink,group = "spi";
  198. ralink,function = "spi";
  199. };
  200. };
  201. i2c_pins: i2c {
  202. i2c {
  203. lantiq,group = "i2c";
  204. lantiq,function = "i2c";
  205. };
  206. };
  207. uartlite_pins: uartlite {
  208. uart {
  209. ralink,group = "uartlite";
  210. ralink,function = "uartlite";
  211. };
  212. };
  213. mdio_pins: mdio {
  214. mdio {
  215. ralink,group = "mdio";
  216. ralink,function = "mdio";
  217. };
  218. };
  219. ephy_pins: ephy {
  220. ephy {
  221. ralink,group = "ephy";
  222. ralink,function = "ephy";
  223. };
  224. };
  225. wled_pins: wled {
  226. wled {
  227. ralink,group = "wled";
  228. ralink,function = "wled";
  229. };
  230. };
  231. rgmii1_pins: rgmii1 {
  232. mdio {
  233. ralink,group = "rgmii1";
  234. ralink,function = "rgmii1";
  235. };
  236. };
  237. rgmii2_pins: rgmii2 {
  238. mdio {
  239. ralink,group = "rgmii2";
  240. ralink,function = "rgmii2";
  241. };
  242. };
  243. };
  244. rstctrl: rstctrl {
  245. compatible = "ralink,mt7620a-reset", "ralink,rt2880-reset";
  246. #reset-cells = <1>;
  247. };
  248. ubsphy {
  249. compatible = "ralink,mt7620a-usbphy";
  250. resets = <&rstctrl 22 &rstctrl 25>;
  251. reset-names = "host", "device";
  252. };
  253. ethernet@10100000 {
  254. compatible = "ralink,mt7620a-eth";
  255. reg = <0x10100000 10000>;
  256. #address-cells = <1>;
  257. #size-cells = <0>;
  258. interrupt-parent = <&cpuintc>;
  259. interrupts = <5>;
  260. mdio-bus {
  261. #address-cells = <1>;
  262. #size-cells = <0>;
  263. status = "disabled";
  264. pinctrl-names = "default";
  265. pinctrl-0 = <&mdio_pins>;
  266. };
  267. };
  268. gsw@10110000 {
  269. compatible = "ralink,mt7620a-gsw";
  270. reg = <0x10110000 8000>;
  271. interrupt-parent = <&intc>;
  272. interrupts = <17>;
  273. };
  274. sdhci@10130000 {
  275. compatible = "ralink,mt7620a-sdhci";
  276. reg = <0x10130000 4000>;
  277. interrupt-parent = <&intc>;
  278. interrupts = <14>;
  279. status = "disabled";
  280. };
  281. ehci@101c0000 {
  282. compatible = "ralink,rt3xxx-ehci";
  283. reg = <0x101c0000 0x1000>;
  284. interrupt-parent = <&intc>;
  285. interrupts = <18>;
  286. status = "disabled";
  287. };
  288. ohci@101c1000 {
  289. compatible = "ralink,rt3xxx-ohci";
  290. reg = <0x101c1000 0x1000>;
  291. interrupt-parent = <&intc>;
  292. interrupts = <18>;
  293. status = "disabled";
  294. };
  295. pcie@10140000 {
  296. compatible = "ralink,mt7620a-pci";
  297. reg = <0x10140000 0x100
  298. 0x10142000 0x100>;
  299. resets = <&rstctrl 26>;
  300. reset-names = "pcie0";
  301. interrupt-parent = <&cpuintc>;
  302. interrupts = <4>;
  303. status = "disabled";
  304. };
  305. };