qcom-ipq4018-dap-2610.dts 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "qcom-ipq4019.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/leds/common.h>
  6. #include <dt-bindings/soc/qcom,tcsr.h>
  7. / {
  8. model = "D-Link DAP 2610";
  9. compatible = "dlink,dap-2610";
  10. aliases {
  11. led-boot = &led_red;
  12. led-failsafe = &led_red;
  13. led-running = &led_green;
  14. led-upgrade = &led_red;
  15. };
  16. soc {
  17. tcsr@1949000 {
  18. compatible = "qcom,tcsr";
  19. reg = <0x1949000 0x100>;
  20. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  21. };
  22. ess_tcsr@1953000 {
  23. compatible = "qcom,tcsr";
  24. reg = <0x1953000 0x1000>;
  25. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  26. };
  27. tcsr@1957000 {
  28. compatible = "qcom,tcsr";
  29. reg = <0x1957000 0x100>;
  30. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  31. };
  32. rng@22000 {
  33. status = "okay";
  34. };
  35. crypto@8e3a000 {
  36. status = "okay";
  37. };
  38. watchdog@b017000 {
  39. status = "okay";
  40. };
  41. };
  42. leds {
  43. compatible = "gpio-leds";
  44. led_red: red {
  45. function = LED_FUNCTION_POWER;
  46. color = <LED_COLOR_ID_RED>;
  47. gpios = <&tlmm 4 GPIO_ACTIVE_LOW>;
  48. };
  49. led_green: green {
  50. function = LED_FUNCTION_POWER;
  51. color = <LED_COLOR_ID_GREEN>;
  52. gpios = <&tlmm 5 GPIO_ACTIVE_LOW>;
  53. };
  54. };
  55. keys {
  56. compatible = "gpio-keys";
  57. reset {
  58. label = "reset";
  59. gpios = <&tlmm 63 GPIO_ACTIVE_LOW>;
  60. linux,code = <KEY_RESTART>;
  61. };
  62. };
  63. };
  64. &blsp1_spi1 {
  65. pinctrl-0 = <&spi_0_pins>;
  66. pinctrl-names = "default";
  67. status = "okay";
  68. cs-gpios = <&tlmm 54 GPIO_ACTIVE_HIGH>;
  69. flash@0 {
  70. compatible = "jedec,spi-nor";
  71. reg = <0>;
  72. spi-max-frequency = <24000000>;
  73. partitions {
  74. #address-cells = <1>;
  75. #size-cells = <1>;
  76. compatible = "fixed-partitions";
  77. partition@0 {
  78. label = "SBL1";
  79. reg = <0x0 0x40000>;
  80. read-only;
  81. };
  82. partition@40000 {
  83. label = "MIBIB";
  84. reg = <0x40000 0x20000>;
  85. read-only;
  86. };
  87. partition@60000 {
  88. label = "QSEE";
  89. reg = <0x60000 0x60000>;
  90. read-only;
  91. };
  92. partition@c0000 {
  93. label = "CDT";
  94. reg = <0xc0000 0x10000>;
  95. read-only;
  96. };
  97. partition@d0000 {
  98. label = "DDRPARAMS";
  99. reg = <0xd0000 0x10000>;
  100. read-only;
  101. };
  102. partition@e0000 {
  103. label = "APPSBLENV";
  104. reg = <0xe0000 0x10000>;
  105. read-only;
  106. };
  107. partition@f0000 {
  108. label = "APPSBL";
  109. reg = <0xf0000 0x80000>;
  110. read-only;
  111. };
  112. partition@170000 {
  113. label = "ART";
  114. reg = <0x170000 0x10000>;
  115. read-only;
  116. };
  117. partition@180000 {
  118. compatible = "wrg";
  119. label = "firmware";
  120. reg = <0x180000 0xdc0000>;
  121. };
  122. partition@fb0000 {
  123. label = "rgbd";
  124. reg = <0xfb0000 0x10000>;
  125. read-only;
  126. };
  127. partition@fc0000 {
  128. label = "bdcfg";
  129. reg = <0xfc0000 0x10000>;
  130. read-only;
  131. };
  132. partition@fd0000 {
  133. label = "langpack";
  134. reg = <0xfd0000 0x20000>;
  135. read-only;
  136. };
  137. partition@ff0000 {
  138. label = "certificate";
  139. reg = <0xff0000 0x10000>;
  140. read-only;
  141. };
  142. partition@f40000 {
  143. label = "captival";
  144. reg = <0xf40000 0x70000>;
  145. read-only;
  146. };
  147. };
  148. };
  149. };
  150. &blsp_dma {
  151. status = "okay";
  152. };
  153. &blsp1_uart1 {
  154. pinctrl-0 = <&serial_pins>;
  155. pinctrl-names = "default";
  156. status = "okay";
  157. };
  158. &cryptobam {
  159. status = "okay";
  160. };
  161. &mdio {
  162. status = "okay";
  163. };
  164. &gmac {
  165. status = "okay";
  166. };
  167. &switch {
  168. status = "okay";
  169. };
  170. &swport5 {
  171. status = "okay";
  172. label = "lan";
  173. };
  174. &tlmm {
  175. serial_pins: serial_pinmux {
  176. mux {
  177. pins = "gpio60", "gpio61";
  178. function = "blsp_uart0";
  179. bias-disable;
  180. };
  181. };
  182. spi_0_pins: spi_0_pinmux {
  183. mux {
  184. function = "blsp_spi0";
  185. pins = "gpio55", "gpio56", "gpio57";
  186. drive-strength = <12>;
  187. bias-disable;
  188. };
  189. mux_cs {
  190. function = "gpio";
  191. pins = "gpio54";
  192. drive-strength = <2>;
  193. bias-disable;
  194. output-high;
  195. };
  196. };
  197. };
  198. &wifi0 {
  199. status = "okay";
  200. qcom,ath10k-calibration-variant = "dlink,dap-2610";
  201. };
  202. &wifi1 {
  203. status = "okay";
  204. qcom,ath10k-calibration-variant = "dlink,dap-2610";
  205. };