qcom-ipq4018-rutx.dtsi 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "qcom-ipq4019.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/soc/qcom,tcsr.h>
  6. / {
  7. memory {
  8. device_type = "memory";
  9. reg = <0x80000000 0x10000000>;
  10. };
  11. aliases {
  12. serial0 = &blsp1_uart1;
  13. };
  14. chosen {
  15. stdout-path = "serial0:115200n8";
  16. };
  17. soc {
  18. tcsr@1949000 {
  19. compatible = "qcom,tcsr";
  20. reg = <0x1949000 0x100>;
  21. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  22. };
  23. tcsr@194b000 {
  24. status = "okay";
  25. compatible = "qcom,tcsr";
  26. reg = <0x194b000 0x100>;
  27. qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
  28. };
  29. ess_tcsr@1953000 {
  30. compatible = "qcom,tcsr";
  31. reg = <0x1953000 0x1000>;
  32. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  33. };
  34. tcsr@1957000 {
  35. compatible = "qcom,tcsr";
  36. reg = <0x1957000 0x100>;
  37. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  38. };
  39. keys {
  40. compatible = "gpio-keys";
  41. reset {
  42. label = "reset";
  43. gpios = <&tlmm 4 1>;
  44. linux,code = <KEY_RESTART>;
  45. };
  46. };
  47. };
  48. };
  49. &prng {
  50. status = "okay";
  51. };
  52. &watchdog {
  53. status = "okay";
  54. };
  55. &cryptobam {
  56. status = "okay";
  57. };
  58. &crypto {
  59. status = "okay";
  60. };
  61. &tlmm {
  62. serial_pins: serial_pinmux {
  63. mux {
  64. pins = "gpio60", "gpio61";
  65. function = "blsp_uart0";
  66. bias-disable;
  67. };
  68. };
  69. spi_0_pins: spi_0_pinmux {
  70. pinmux {
  71. function = "blsp_spi0";
  72. pins = "gpio55", "gpio56", "gpio57";
  73. };
  74. pinmux_cs {
  75. function = "gpio";
  76. pins = "gpio54";
  77. };
  78. pinconf {
  79. pins = "gpio55", "gpio56", "gpio57";
  80. drive-strength = <12>;
  81. bias-disable;
  82. };
  83. pinconf_cs {
  84. pins = "gpio54";
  85. drive-strength = <2>;
  86. bias-disable;
  87. output-high;
  88. };
  89. };
  90. mdio_pins: mdio_pinmux {
  91. mux_1 {
  92. pins = "gpio53";
  93. function = "mdio";
  94. bias-pull-up;
  95. };
  96. mux_2 {
  97. pins = "gpio52";
  98. function = "mdc";
  99. bias-pull-up;
  100. };
  101. };
  102. i2c_0_pins: i2c_0_pinmux {
  103. mux {
  104. pins = "gpio58", "gpio59";
  105. function = "blsp_i2c0";
  106. bias-disable;
  107. };
  108. };
  109. };
  110. &blsp_dma {
  111. status = "okay";
  112. };
  113. &blsp1_uart1 {
  114. pinctrl-0 = <&serial_pins>;
  115. pinctrl-names = "default";
  116. status = "okay";
  117. };
  118. &blsp1_spi1 {
  119. pinctrl-0 = <&spi_0_pins>;
  120. pinctrl-names = "default";
  121. cs-gpios = <&tlmm 54 0>, <&tlmm 63 0>;
  122. num-cs = <2>;
  123. status = "okay";
  124. xt25f128b@0 {
  125. /*
  126. * Factory U-boot looks in 0:BOOTCONFIG partition for active
  127. * partitions settings and mangles the partition config so
  128. * 0:QSEE/0:QSEE_1, 0:CDT/0:CDT_1 and 0:APPSBL/0:APPSBL_1 pairs
  129. * can be swaped. It isn't a problem but we never can be sure where
  130. * OFW put factory images. "n25q128a11" is required for proper nor
  131. * recognition in u-boot.
  132. */
  133. compatible = "jedec,spi-nor", "n25q128a11";
  134. #address-cells = <1>;
  135. #size-cells = <1>;
  136. reg = <0>;
  137. spi-max-frequency = <24000000>;
  138. partitions {
  139. compatible = "fixed-partitions";
  140. #address-cells = <1>;
  141. #size-cells = <1>;
  142. partition@0 {
  143. label = "0:SBL1";
  144. reg = <0x0 0x40000>;
  145. read-only;
  146. };
  147. partition@40000 {
  148. label = "0:MIBIB";
  149. reg = <0x40000 0x20000>;
  150. read-only;
  151. };
  152. partition@60000 {
  153. label = "0:BOOTCONFIG";
  154. reg = <0x60000 0x20000>;
  155. read-only;
  156. };
  157. partition@80000 {
  158. label = "0:BOOTCONFIG1";
  159. reg = <0x80000 0x20000>;
  160. read-only;
  161. };
  162. partition@a0000 {
  163. label = "0:QSEE";
  164. reg = <0xa0000 0x60000>;
  165. read-only;
  166. };
  167. partition@100000 {
  168. label = "0:QSEE_1";
  169. reg = <0x100000 0x60000>;
  170. read-only;
  171. };
  172. partition@160000 {
  173. label = "0:CDT";
  174. reg = <0x160000 0x10000>;
  175. read-only;
  176. };
  177. partition@170000 {
  178. label = "0:CDT_1";
  179. reg = <0x170000 0x10000>;
  180. read-only;
  181. };
  182. partition@180000 {
  183. label = "0:DDRPARAMS";
  184. reg = <0x180000 0x10000>;
  185. read-only;
  186. };
  187. partition@190000 {
  188. label = "0:APPSBLENV";
  189. reg = <0x190000 0x10000>;
  190. read-only;
  191. };
  192. partition@1a0000 {
  193. label = "0:APPSBL";
  194. reg = <0x1a0000 0xa0000>;
  195. read-only;
  196. };
  197. partition@240000 {
  198. label = "0:APPSBL_1";
  199. reg = <0x240000 0xa0000>;
  200. read-only;
  201. };
  202. partition@2e0000 {
  203. label = "0:ART";
  204. reg = <0x2e0000 0x10000>;
  205. read-only;
  206. };
  207. config: partition@2f0000 {
  208. label = "0:CONFIG";
  209. reg = <0x2f0000 0x10000>;
  210. read-only;
  211. };
  212. partition@300000 {
  213. label = "0:CONFIG_RW";
  214. reg = <0x300000 0x10000>;
  215. read-only;
  216. };
  217. partition@310000 {
  218. label = "0:EVENTSLOG";
  219. reg = <0x310000 0x90000>;
  220. read-only;
  221. };
  222. };
  223. };
  224. xt26g02a@1 {
  225. /*
  226. * Factory U-boot looks in 0:BOOTCONFIG partition for active
  227. * partitions settings and mangles the partition config so
  228. * rootfs/rootfs_1 pairs can be swaped.
  229. * It isn't a problem but we never can be sure where OFW put
  230. * factory images. "spinand,mt29f" value is required for proper
  231. * nand recognition in u-boot.
  232. */
  233. compatible = "spi-nand", "spinand,mt29f";
  234. #address-cells = <1>;
  235. #size-cells = <1>;
  236. reg = <1>;
  237. spi-max-frequency = <24000000>;
  238. partitions {
  239. compatible = "fixed-partitions";
  240. #address-cells = <1>;
  241. #size-cells = <1>;
  242. partition@0 {
  243. label = "rootfs_1";
  244. reg = <0x00000000 0x08000000>;
  245. };
  246. partition@8000000 {
  247. label = "rootfs";
  248. reg = <0x08000000 0x08000000>;
  249. };
  250. };
  251. };
  252. };
  253. &mdio {
  254. status = "okay";
  255. pinctrl-0 = <&mdio_pins>;
  256. pinctrl-names = "default";
  257. phy-reset-gpio = <&tlmm 62 0>;
  258. };
  259. &usb3_ss_phy {
  260. status = "okay";
  261. };
  262. &usb3_hs_phy {
  263. status = "okay";
  264. };
  265. &usb3 {
  266. status = "okay";
  267. };
  268. &usb2_hs_phy {
  269. status = "okay";
  270. };
  271. &usb2 {
  272. status = "okay";
  273. };