qcom-ipq4019-e2600ac-c1.dts 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139
  1. /* SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. *
  3. * Copyright (c) 2018 Peng Zhang <[email protected]>
  4. *
  5. */
  6. #include "qcom-ipq4019-e2600ac.dtsi"
  7. #include <dt-bindings/gpio/gpio.h>
  8. #include <dt-bindings/input/input.h>
  9. / {
  10. model = "Qxwlan E2600AC c1";
  11. compatible = "qxwlan,e2600ac-c1";
  12. };
  13. &blsp1_spi1 {
  14. pinctrl-0 = <&spi_0_pins>;
  15. pinctrl-names = "default";
  16. status = "okay";
  17. cs-gpios = <&tlmm 12 GPIO_ACTIVE_LOW>;
  18. flash@0 {
  19. reg = <0>;
  20. compatible = "jedec,spi-nor";
  21. spi-max-frequency = <24000000>;
  22. partitions {
  23. compatible = "fixed-partitions";
  24. #address-cells = <1>;
  25. #size-cells = <1>;
  26. partition@0 {
  27. label = "0:SBL1";
  28. reg = <0x0 0x40000>;
  29. read-only;
  30. };
  31. partition@40000 {
  32. label = "0:MIBIB";
  33. reg = <0x40000 0x20000>;
  34. read-only;
  35. };
  36. partition@60000 {
  37. label = "0:QSEE";
  38. reg = <0x60000 0x60000>;
  39. read-only;
  40. };
  41. partition@c0000 {
  42. label = "0:CDT";
  43. reg = <0xc0000 0x10000>;
  44. read-only;
  45. };
  46. partition@d0000 {
  47. label = "0:DDRPARAMS";
  48. reg = <0xd0000 0x10000>;
  49. read-only;
  50. };
  51. partition@e0000 {
  52. label = "0:APPSBLENV";
  53. reg = <0xe0000 0x10000>;
  54. read-only;
  55. };
  56. partition@f0000 {
  57. label = "0:APPSBL";
  58. reg = <0xf0000 0x80000>;
  59. read-only;
  60. };
  61. partition@170000 {
  62. label = "0:ART";
  63. reg = <0x170000 0x10000>;
  64. read-only;
  65. nvmem-layout {
  66. compatible = "fixed-layout";
  67. #address-cells = <1>;
  68. #size-cells = <1>;
  69. macaddr_gmac0: macaddr@0 {
  70. reg = <0x0 0x6>;
  71. };
  72. macaddr_gmac1: macaddr@6 {
  73. reg = <0x6 0x6>;
  74. };
  75. precal_art_1000: precal@1000 {
  76. reg = <0x1000 0x2f20>;
  77. };
  78. precal_art_5000: precal@5000 {
  79. reg = <0x5000 0x2f20>;
  80. };
  81. };
  82. };
  83. partition@180000 {
  84. compatible = "denx,fit";
  85. label = "firmware";
  86. reg = <0x180000 0x1e80000>;
  87. };
  88. };
  89. };
  90. };
  91. &wifi0 {
  92. status = "okay";
  93. nvmem-cell-names = "pre-calibration";
  94. nvmem-cells = <&precal_art_1000>;
  95. qcom,ath10k-calibration-variant = "Qxwlan-E2600AC-C1";
  96. };
  97. &wifi1 {
  98. status = "okay";
  99. nvmem-cell-names = "pre-calibration";
  100. nvmem-cells = <&precal_art_5000>;
  101. qcom,ath10k-calibration-variant = "Qxwlan-E2600AC-C1";
  102. };
  103. &gmac {
  104. status = "okay";
  105. };
  106. &switch {
  107. status = "okay";
  108. };
  109. &swport4 {
  110. status = "okay";
  111. label = "sw-eth1";
  112. nvmem-cell-names = "mac-address";
  113. nvmem-cells = <&macaddr_gmac0>;
  114. };
  115. &swport5 {
  116. status = "okay";
  117. label = "sw-eth2";
  118. nvmem-cell-names = "mac-address";
  119. nvmem-cells = <&macaddr_gmac1>;
  120. };