qcom-ipq4019-xx8300.dtsi 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. /*
  3. * Device Tree Source for Linksys xx8300 (Dallas)
  4. *
  5. * Copyright (C) 2019, 2022 Jeff Kletsky
  6. * Updated 2020 Hans Geiblinger
  7. *
  8. */
  9. #include "qcom-ipq4019.dtsi"
  10. #include <dt-bindings/gpio/gpio.h>
  11. #include <dt-bindings/input/input.h>
  12. #include <dt-bindings/soc/qcom,tcsr.h>
  13. //
  14. // OEM U-Boot provides either
  15. // init=/sbin/init rootfstype=ubifs ubi.mtd=11,2048 \
  16. // root=ubi0:ubifs rootwait rw
  17. // or the same with ubi.mtd=13,2048
  18. //
  19. / {
  20. chosen {
  21. bootargs-append = " root=/dev/ubiblock0_0 rootfstype=squashfs ro";
  22. };
  23. soc {
  24. rng@22000 {
  25. status = "okay";
  26. };
  27. mdio@90000 {
  28. status = "okay";
  29. };
  30. tcsr@1949000 {
  31. compatible = "qcom,tcsr";
  32. reg = <0x1949000 0x100>;
  33. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  34. };
  35. tcsr@194b000 {
  36. compatible = "qcom,tcsr";
  37. reg = <0x194b000 0x100>;
  38. qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
  39. };
  40. ess_tcsr@1953000 {
  41. compatible = "qcom,tcsr";
  42. reg = <0x1953000 0x1000>;
  43. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  44. };
  45. tcsr@1957000 {
  46. compatible = "qcom,tcsr";
  47. reg = <0x1957000 0x100>;
  48. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  49. };
  50. usb2@60f8800 {
  51. status = "okay";
  52. dwc3@6000000 {
  53. #address-cells = <1>;
  54. #size-cells = <0>;
  55. usb2_port1: port@1 {
  56. reg = <1>;
  57. #trigger-source-cells = <0>;
  58. };
  59. };
  60. };
  61. usb3@8af8800 {
  62. status = "okay";
  63. dwc3@8a00000 {
  64. #address-cells = <1>;
  65. #size-cells = <0>;
  66. usb3_port1: port@1 {
  67. reg = <1>;
  68. #trigger-source-cells = <0>;
  69. };
  70. usb3_port2: port@2 {
  71. reg = <2>;
  72. #trigger-source-cells = <0>;
  73. };
  74. };
  75. };
  76. crypto@8e3a000 {
  77. status = "okay";
  78. };
  79. watchdog@b017000 {
  80. status = "okay";
  81. };
  82. };
  83. regulator-usb-vbus {
  84. compatible = "regulator-fixed";
  85. regulator-name = "USB_VBUS";
  86. regulator-min-microvolt = <5000000>;
  87. regulator-max-microvolt = <5000000>;
  88. regulator-always-on;
  89. regulator-boot-on;
  90. gpio = <&tlmm 68 GPIO_ACTIVE_LOW>;
  91. };
  92. };
  93. &blsp_dma {
  94. status = "okay";
  95. };
  96. &blsp1_uart1 {
  97. status = "okay";
  98. pinctrl-0 = <&serial_0_pins>;
  99. pinctrl-names = "default";
  100. };
  101. &cryptobam {
  102. status = "okay";
  103. };
  104. &nand {
  105. status = "okay";
  106. pinctrl-0 = <&nand_pins>;
  107. pinctrl-names = "default";
  108. nand@0 {
  109. partitions {
  110. compatible = "fixed-partitions";
  111. #address-cells = <1>;
  112. #size-cells = <1>;
  113. partition@0 {
  114. label = "sbl1";
  115. reg = <0x0 0x100000>;
  116. read-only;
  117. };
  118. partition@100000 {
  119. label = "mibib";
  120. reg = <0x100000 0x100000>;
  121. read-only;
  122. };
  123. partition@200000 {
  124. label = "qsee";
  125. reg = <0x200000 0x100000>;
  126. read-only;
  127. };
  128. partition@300000 {
  129. label = "cdt";
  130. reg = <0x300000 0x80000>;
  131. read-only;
  132. };
  133. partition@380000 {
  134. label = "appsblenv";
  135. reg = <0x380000 0x80000>;
  136. read-only;
  137. };
  138. partition@400000 {
  139. label = "ART";
  140. reg = <0x400000 0x80000>;
  141. read-only;
  142. };
  143. partition@480000 {
  144. label = "appsbl";
  145. reg = <0x480000 0x200000>;
  146. read-only;
  147. };
  148. partition@680000 {
  149. label = "u_env";
  150. reg = <0x680000 0x80000>;
  151. // writable -- U-Boot environment
  152. };
  153. partition@700000 {
  154. label = "s_env";
  155. reg = <0x700000 0x40000>;
  156. // writable -- Boot counter records
  157. };
  158. partition@740000 {
  159. label = "devinfo";
  160. reg = <0x740000 0x40000>;
  161. read-only;
  162. };
  163. partition@780000 {
  164. label = "kernel";
  165. reg = <0x780000 0x5800000>;
  166. };
  167. partition@c80000 {
  168. label = "rootfs";
  169. reg = <0xc80000 0x5300000>;
  170. };
  171. partition@5f80000 {
  172. label = "alt_kernel";
  173. reg = <0x5f80000 0x5800000>;
  174. };
  175. partition@6480000 {
  176. label = "alt_rootfs";
  177. reg = <0x6480000 0x5300000>;
  178. };
  179. partition@b780000 {
  180. label = "sysdiag";
  181. reg = <0xb780000 0x100000>;
  182. read-only;
  183. };
  184. partition@b880000 {
  185. label = "syscfg";
  186. reg = <0xb880000 0x4680000>;
  187. read-only;
  188. };
  189. };
  190. };
  191. };
  192. &pcie0 {
  193. status = "okay";
  194. perst-gpio = <&tlmm 38 GPIO_ACTIVE_LOW>;
  195. wake-gpio = <&tlmm 50 GPIO_ACTIVE_LOW>;
  196. bridge@0,0 {
  197. reg = <0x00000000 0 0 0 0>;
  198. #address-cells = <3>;
  199. #size-cells = <2>;
  200. ranges;
  201. wifi2: wifi@1,0 {
  202. compatible = "qcom,ath10k";
  203. reg = <0x00010000 0 0 0 0>;
  204. };
  205. };
  206. };
  207. &qpic_bam {
  208. status = "okay";
  209. };
  210. &tlmm {
  211. serial_0_pins: serial0-pinmux {
  212. pins = "gpio16", "gpio17";
  213. function = "blsp_uart0";
  214. bias-disable;
  215. };
  216. nand_pins: nand_pins {
  217. pullups {
  218. pins = "gpio53", "gpio58", "gpio59";
  219. function = "qpic";
  220. bias-pull-up;
  221. };
  222. // gpio61 controls led_usb
  223. pulldowns {
  224. pins = "gpio55", "gpio56", "gpio57",
  225. "gpio60", "gpio62", "gpio63",
  226. "gpio64", "gpio65", "gpio66",
  227. "gpio67", "gpio69";
  228. function = "qpic";
  229. bias-pull-down;
  230. };
  231. };
  232. };
  233. &usb2_hs_phy {
  234. status = "okay";
  235. };
  236. &usb3_hs_phy {
  237. status = "okay";
  238. };
  239. &usb3_ss_phy {
  240. status = "okay";
  241. };
  242. &gmac {
  243. status = "okay";
  244. };
  245. &switch {
  246. status = "okay";
  247. };
  248. &swport1 {
  249. status = "okay";
  250. };
  251. &swport2 {
  252. status = "okay";
  253. };
  254. &swport3 {
  255. status = "okay";
  256. };
  257. &swport4 {
  258. status = "okay";
  259. };
  260. &swport5 {
  261. status = "okay";
  262. };