qcom-ipq4029-aruba-glenmorangie.dtsi 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271
  1. // SPDX-License-Identifier: GPL-2.0-only OR MIT
  2. #include "qcom-ipq4019.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/soc/qcom,tcsr.h>
  6. / {
  7. memory {
  8. device_type = "memory";
  9. reg = <0x80000000 0x10000000>;
  10. };
  11. soc {
  12. rng@22000 {
  13. status = "okay";
  14. };
  15. mdio@90000 {
  16. status = "okay";
  17. pinctrl-0 = <&mdio_pins>;
  18. pinctrl-names = "default";
  19. ethphy: ethernet-phy@5 {
  20. reg = <0x5>;
  21. };
  22. };
  23. counter@4a1000 {
  24. compatible = "qcom,qca-gcnt";
  25. reg = <0x4a1000 0x4>;
  26. };
  27. ess_tcsr@1953000 {
  28. compatible = "qcom,tcsr";
  29. reg = <0x1953000 0x1000>;
  30. qcom,ess-interface-select = <TCSR_ESS_PSGMII_RGMII5>;
  31. };
  32. tcsr@1949000 {
  33. compatible = "qcom,tcsr";
  34. reg = <0x1949000 0x100>;
  35. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  36. };
  37. tcsr@1957000 {
  38. compatible = "qcom,tcsr";
  39. reg = <0x1957000 0x100>;
  40. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  41. };
  42. crypto@8e3a000 {
  43. status = "okay";
  44. };
  45. watchdog@b017000 {
  46. status = "okay";
  47. };
  48. i2c_0: i2c@78b7000 {
  49. pinctrl-0 = <&i2c_0_pins>;
  50. pinctrl-names = "default";
  51. status = "okay";
  52. tpm@29 {
  53. /* No Driver */
  54. compatible = "atmel,at97sc3203";
  55. reg = <0x29>;
  56. read-only;
  57. };
  58. };
  59. };
  60. keys {
  61. compatible = "gpio-keys";
  62. reset {
  63. label = "Reset button";
  64. gpios = <&tlmm 50 GPIO_ACTIVE_LOW>;
  65. linux,code = <KEY_RESTART>;
  66. };
  67. };
  68. };
  69. &blsp_dma {
  70. status = "okay";
  71. };
  72. &blsp1_uart1 {
  73. /* Texas Instruments CC2540T BLE radio */
  74. pinctrl-0 = <&serial_0_pins>;
  75. pinctrl-names = "default";
  76. status = "okay";
  77. };
  78. &blsp1_uart2 {
  79. pinctrl-0 = <&serial_1_pins>;
  80. pinctrl-names = "default";
  81. status = "okay";
  82. };
  83. &cryptobam {
  84. status = "okay";
  85. };
  86. &qpic_bam {
  87. status = "okay";
  88. };
  89. &tlmm {
  90. mdio_pins: mdio_pinmux {
  91. mux_1 {
  92. pins = "gpio6";
  93. function = "mdio";
  94. bias-pull-up;
  95. };
  96. mux_2 {
  97. pins = "gpio7";
  98. function = "mdc";
  99. bias-pull-up;
  100. };
  101. };
  102. nand_pins: nand_pins {
  103. pullups {
  104. pins = "gpio53", "gpio58", "gpio59";
  105. function = "qpic";
  106. bias-pull-up;
  107. };
  108. pulldowns {
  109. pins = "gpio54", "gpio55", "gpio56",
  110. "gpio57", "gpio60", "gpio61",
  111. "gpio62", "gpio63", "gpio64",
  112. "gpio65", "gpio66", "gpio67",
  113. "gpio68", "gpio69";
  114. function = "qpic";
  115. bias-pull-down;
  116. };
  117. };
  118. spi_0_pins: spi_0_pinmux {
  119. pin {
  120. function = "blsp_spi0";
  121. pins = "gpio13", "gpio14", "gpio15";
  122. drive-strength = <12>;
  123. bias-disable;
  124. };
  125. pin_cs {
  126. function = "gpio";
  127. pins = "gpio12";
  128. drive-strength = <2>;
  129. bias-disable;
  130. output-high;
  131. };
  132. };
  133. i2c_0_pins: i2c_0_pinmux {
  134. mux {
  135. pins = "gpio10", "gpio11";
  136. function = "blsp_i2c0";
  137. drive-strength = <4>;
  138. bias-disable;
  139. };
  140. };
  141. serial_0_pins: serial_0_pinmux {
  142. mux {
  143. pins = "gpio16", "gpio17";
  144. function = "blsp_uart0";
  145. bias-disable;
  146. };
  147. };
  148. serial_1_pins: serial_1_pinmux {
  149. mux {
  150. pins = "gpio8", "gpio9";
  151. function = "blsp_uart1";
  152. bias-disable;
  153. };
  154. };
  155. };
  156. &nand {
  157. pinctrl-0 = <&nand_pins>;
  158. pinctrl-names = "default";
  159. status = "okay";
  160. nand@0 {
  161. partitions {
  162. compatible = "fixed-partitions";
  163. #address-cells = <1>;
  164. #size-cells = <1>;
  165. partition@0 {
  166. /* 'aos0' in Aruba firmware */
  167. label = "aos0";
  168. reg = <0x0 0x2000000>;
  169. read-only;
  170. };
  171. partition@2000000 {
  172. /* 'aos1' in Aruba firmware */
  173. label = "ubi";
  174. reg = <0x2000000 0x2000000>;
  175. };
  176. partition@4000000 {
  177. label = "aruba-ubifs";
  178. reg = <0x4000000 0x4000000>;
  179. read-only;
  180. };
  181. };
  182. };
  183. };
  184. &gmac {
  185. status = "okay";
  186. };
  187. &switch {
  188. status = "okay";
  189. /delete-property/ psgmii-ethphy;
  190. };
  191. &swport5 {
  192. status = "okay";
  193. label = "lan";
  194. phy-handle = <&ethphy>;
  195. phy-mode = "rgmii-id";
  196. };
  197. &ethphy0 {
  198. status = "disabled";
  199. };
  200. &ethphy1 {
  201. status = "disabled";
  202. };
  203. &ethphy2 {
  204. status = "disabled";
  205. };
  206. &ethphy3 {
  207. status = "disabled";
  208. };
  209. &ethphy4 {
  210. status = "disabled";
  211. };
  212. &psgmiiphy {
  213. status = "disabled";
  214. };
  215. &wifi0 {
  216. status = "okay";
  217. nvmem-cell-names = "pre-calibration", "mac-address";
  218. nvmem-cells = <&precal_art_1000>, <&macaddr_mfginfo_1d 0>;
  219. qcom,ath10k-calibration-variant = "Aruba-AP-303";
  220. };
  221. &wifi1 {
  222. status = "okay";
  223. nvmem-cell-names = "pre-calibration", "mac-address";
  224. nvmem-cells = <&precal_art_5000>, <&macaddr_mfginfo_1d 1>;
  225. qcom,ath10k-calibration-variant = "Aruba-AP-303";
  226. };