2
0

qcom-ipq4029-ws-ap3915i.dts 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262
  1. // SPDX-License-Identifier: GPL-2.0-only OR MIT
  2. #include "qcom-ipq4019.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/soc/qcom,tcsr.h>
  6. / {
  7. model = "Extreme Networks WS-AP3915i";
  8. compatible = "extreme-networks,ws-ap3915i";
  9. aliases {
  10. led-boot = &led_system_green;
  11. led-failsafe = &led_system_amber;
  12. led-running = &led_system_green;
  13. led-upgrade = &led_system_amber;
  14. };
  15. soc {
  16. rng@22000 {
  17. status = "okay";
  18. };
  19. mdio@90000 {
  20. status = "okay";
  21. pinctrl-0 = <&mdio_pins>;
  22. pinctrl-names = "default";
  23. };
  24. tcsr@1949000 {
  25. compatible = "qcom,tcsr";
  26. reg = <0x1949000 0x100>;
  27. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  28. };
  29. ess_tcsr@1953000 {
  30. compatible = "qcom,tcsr";
  31. reg = <0x1953000 0x1000>;
  32. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  33. };
  34. tcsr@1957000 {
  35. compatible = "qcom,tcsr";
  36. reg = <0x1957000 0x100>;
  37. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  38. };
  39. crypto@8e3a000 {
  40. status = "okay";
  41. };
  42. watchdog@b017000 {
  43. status = "okay";
  44. };
  45. };
  46. leds {
  47. compatible = "gpio-leds";
  48. led_system_green: system_green {
  49. label = "green:system";
  50. gpios = <&tlmm 49 GPIO_ACTIVE_LOW>;
  51. };
  52. led_system_amber: system_amber {
  53. label = "amber:system";
  54. gpios = <&tlmm 50 GPIO_ACTIVE_LOW>;
  55. };
  56. led_wlan24_green: wlan24_green {
  57. label = "green:wlan24";
  58. gpios = <&tlmm 23 GPIO_ACTIVE_LOW>;
  59. linux,default-trigger = "phy0tpt";
  60. };
  61. led_wlan24_amber: wlan24_amber {
  62. label = "amber:wlan24";
  63. gpios = <&tlmm 32 GPIO_ACTIVE_LOW>;
  64. };
  65. led_wlan5_green: wlan5_green {
  66. label = "green:wlan5";
  67. gpios = <&tlmm 22 GPIO_ACTIVE_LOW>;
  68. linux,default-trigger = "phy1tpt";
  69. };
  70. led_wlan5_amber: wlan5_amber {
  71. label = "amber:wlan5";
  72. gpios = <&tlmm 26 GPIO_ACTIVE_LOW>;
  73. };
  74. iot {
  75. label = "blue:iot";
  76. gpios = <&tlmm 10 GPIO_ACTIVE_LOW>;
  77. };
  78. };
  79. keys {
  80. compatible = "gpio-keys";
  81. reset {
  82. label = "reset";
  83. gpios = <&tlmm 18 GPIO_ACTIVE_LOW>;
  84. linux,code = <KEY_RESTART >;
  85. };
  86. };
  87. };
  88. &blsp_dma {
  89. status = "okay";
  90. };
  91. &blsp1_uart1 {
  92. pinctrl-0 = <&serial_pins>;
  93. pinctrl-names = "default";
  94. status = "okay";
  95. };
  96. &cryptobam {
  97. status = "okay";
  98. };
  99. &qpic_bam {
  100. status = "okay";
  101. };
  102. &gmac {
  103. status = "okay";
  104. };
  105. &switch {
  106. status = "okay";
  107. };
  108. &swport5 {
  109. status = "okay";
  110. label = "lan";
  111. };
  112. &tlmm {
  113. mdio_pins: mdio_pinmux {
  114. mux_1 {
  115. pins = "gpio6";
  116. function = "mdio";
  117. bias-pull-up;
  118. };
  119. mux_2 {
  120. pins = "gpio7";
  121. function = "mdc";
  122. bias-pull-up;
  123. };
  124. };
  125. spi_0_pins: spi_0_pinmux {
  126. pin {
  127. function = "blsp_spi0";
  128. pins = "gpio13", "gpio14", "gpio15";
  129. drive-strength = <12>;
  130. bias-disable;
  131. };
  132. pin_cs {
  133. function = "gpio";
  134. pins = "gpio12";
  135. drive-strength = <2>;
  136. bias-disable;
  137. output-high;
  138. };
  139. };
  140. serial_pins: serial_0_pinmux {
  141. mux {
  142. pins = "gpio16", "gpio17";
  143. function = "blsp_uart0";
  144. bias-disable;
  145. };
  146. };
  147. };
  148. &wifi0 {
  149. status = "okay";
  150. qcom,ath10k-calibration-variant = "Extreme-Networks-WS-AP3915i";
  151. };
  152. &wifi1 {
  153. status = "okay";
  154. qcom,ath10k-calibration-variant = "Extreme-Networks-WS-AP3915i";
  155. };
  156. &blsp1_spi1 {
  157. pinctrl-0 = <&spi_0_pins>;
  158. pinctrl-names = "default";
  159. status = "okay";
  160. cs-gpios = <&tlmm 12 GPIO_ACTIVE_HIGH>;
  161. flash@0 {
  162. compatible = "jedec,spi-nor";
  163. reg = <0>;
  164. spi-max-frequency = <24000000>;
  165. partitions {
  166. compatible = "fixed-partitions";
  167. #address-cells = <1>;
  168. #size-cells = <1>;
  169. /* Layout for 0x0 - 0xe0000 unknown */
  170. partition@e0000 {
  171. label = "CFG1";
  172. reg = <0xe0000 0x10000>;
  173. read-only;
  174. };
  175. partition@f0000 {
  176. label = "BootBAK";
  177. reg = <0xf0000 0x70000>;
  178. read-only;
  179. };
  180. partition@160000 {
  181. label = "WINGCFG1";
  182. reg = <0x160000 0x10000>;
  183. read-only;
  184. };
  185. partition@170000 {
  186. label = "ART";
  187. reg = <0x170000 0x10000>;
  188. read-only;
  189. };
  190. partition@180000 {
  191. label = "BootPRI";
  192. reg = <0x180000 0x70000>;
  193. read-only;
  194. };
  195. partition@1f0000 {
  196. label = "WINGCFG2";
  197. reg = <0x1f0000 0x10000>;
  198. read-only;
  199. };
  200. partition@200000 {
  201. label = "FS";
  202. reg = <0x200000 0x80000>;
  203. read-only;
  204. };
  205. partition@280000 {
  206. label = "firmware";
  207. reg = <0x280000 0x1d60000>;
  208. };
  209. partition@1fe0000 {
  210. label = "CFG2";
  211. reg = <0x1fe0000 0x10000>;
  212. read-only;
  213. };
  214. };
  215. };
  216. };