FIREWRT.dts 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /dts-v1/;
  2. #include "mt7621.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "firefly,firewrt", "mediatek,mt7621-soc";
  7. model = "Firefly FireWRT";
  8. memory@0 {
  9. device_type = "memory";
  10. reg = <0x0 0x1c000000>, <0x20000000 0x4000000>;
  11. };
  12. chosen {
  13. bootargs = "console=ttyS0,57600";
  14. };
  15. gpio-leds {
  16. compatible = "gpio-leds";
  17. power {
  18. label = "firewrt:green:power";
  19. gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
  20. };
  21. };
  22. gpio-keys-polled {
  23. compatible = "gpio-keys-polled";
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. poll-interval = <20>;
  27. wps {
  28. label = "wps";
  29. gpios = <&gpio0 18 GPIO_ACTIVE_LOW>;
  30. linux,code = <KEY_WPS_BUTTON>;
  31. };
  32. power {
  33. label = "power";
  34. gpios = <&gpio0 23 GPIO_ACTIVE_LOW>;
  35. linux,code = <KEY_POWER>;
  36. };
  37. };
  38. };
  39. &sdhci {
  40. status = "okay";
  41. };
  42. &spi0 {
  43. status = "okay";
  44. m25p80@0 {
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. compatible = "jedec,spi-nor";
  48. reg = <0>;
  49. spi-max-frequency = <10000000>;
  50. m25p,chunked-io = <32>;
  51. partition@0 {
  52. label = "u-boot";
  53. reg = <0x0 0x30000>;
  54. read-only;
  55. };
  56. partition@30000 {
  57. label = "u-boot-env";
  58. reg = <0x30000 0x10000>;
  59. read-only;
  60. };
  61. factory: partition@40000 {
  62. label = "factory";
  63. reg = <0x40000 0x10000>;
  64. read-only;
  65. };
  66. partition@50000 {
  67. label = "firmware";
  68. reg = <0x50000 0xfb0000>;
  69. };
  70. };
  71. };
  72. &pcie {
  73. status = "okay";
  74. pcie0 {
  75. mt76@0,0 {
  76. reg = <0x0000 0 0 0 0>;
  77. device_type = "pci";
  78. mediatek,mtd-eeprom = <&factory 0x8000>;
  79. ieee80211-freq-limit = <5000000 6000000>;
  80. };
  81. };
  82. pcie1 {
  83. mt76@1,0 {
  84. reg = <0x0000 0 0 0 0>;
  85. device_type = "pci";
  86. mediatek,mtd-eeprom = <&factory 0x0000>;
  87. ieee80211-freq-limit = <2400000 2500000>;
  88. };
  89. };
  90. };
  91. &ethernet {
  92. mtd-mac-address = <&factory 0xe000>;
  93. };
  94. &pinctrl {
  95. state_default: pinctrl0 {
  96. gpio {
  97. ralink,group = "wdt", "rgmii2";
  98. ralink,function = "gpio";
  99. };
  100. };
  101. };