rtl930x.dtsi 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "macros.dtsi"
  3. /dts-v1/;
  4. / {
  5. #address-cells = <1>;
  6. #size-cells = <1>;
  7. compatible = "realtek,rtl838x-soc";
  8. cpus {
  9. #address-cells = <1>;
  10. #size-cells = <0>;
  11. frequency = <800000000>;
  12. cpu@0 {
  13. compatible = "mips,mips34Kc";
  14. reg = <0>;
  15. };
  16. };
  17. memory@0 {
  18. device_type = "memory";
  19. reg = <0x0 0x8000000>;
  20. };
  21. aliases {
  22. serial0 = &uart0;
  23. serial1 = &uart1;
  24. };
  25. chosen {
  26. bootargs = "earlycon";
  27. stdout-path = "serial0:115200n8";
  28. };
  29. cpuintc: cpuintc {
  30. compatible = "mti,cpu-interrupt-controller";
  31. #address-cells = <0>;
  32. #interrupt-cells = <1>;
  33. interrupt-controller;
  34. };
  35. lx_clk: lx_clk {
  36. compatible = "fixed-clock";
  37. #clock-cells = <0>;
  38. clock-frequency = <175000000>;
  39. };
  40. soc: soc {
  41. compatible = "simple-bus";
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. ranges = <0x0 0x18000000 0x20000>;
  45. ecc0: ecc@1a600 {
  46. compatible = "realtek,rtl9301-ecc";
  47. reg = <0x1a600 0x54>;
  48. status = "disabled";
  49. };
  50. intc: interrupt-controller@3000 {
  51. compatible = "realtek,rtl9300-intc", "realtek,rtl-intc";
  52. reg = <0x3000 0x18>, <0x3018 0x18>;
  53. interrupt-controller;
  54. #interrupt-cells = <2>;
  55. interrupt-parent = <&cpuintc>;
  56. interrupts = <2>, <3>, <4>, <5>, <6>, <7>;
  57. };
  58. snand: spi@1a400 {
  59. compatible = "realtek,rtl9301-snand";
  60. reg = <0x1a400 0x44>;
  61. interrupt-parent = <&intc>;
  62. interrupts = <19 2>;
  63. clocks = <&lx_clk>;
  64. #address-cells = <1>;
  65. #size-cells = <0>;
  66. status = "disabled";
  67. };
  68. spi0: spi@1200 {
  69. compatible = "realtek,rtl8380-spi";
  70. reg = <0x1200 0x100>;
  71. #address-cells = <1>;
  72. #size-cells = <0>;
  73. };
  74. timer0: timer@3200 {
  75. compatible = "realtek,rtl930x-timer", "realtek,otto-timer";
  76. reg = <0x3200 0x10>, <0x3210 0x10>, <0x3220 0x10>,
  77. <0x3230 0x10>, <0x3240 0x10>;
  78. interrupt-parent = <&intc>;
  79. interrupts = <7 4>, <8 4>, <9 4>, <10 4>, <11 4>;
  80. clocks = <&lx_clk>;
  81. };
  82. uart0: uart@2000 {
  83. compatible = "ns16550a";
  84. reg = <0x2000 0x100>;
  85. clocks = <&lx_clk>;
  86. interrupt-parent = <&intc>;
  87. interrupts = <30 1>;
  88. reg-io-width = <1>;
  89. reg-shift = <2>;
  90. fifo-size = <1>;
  91. no-loopback-test;
  92. };
  93. uart1: uart@2100 {
  94. compatible = "ns16550a";
  95. reg = <0x2100 0x100>;
  96. clocks = <&lx_clk>;
  97. interrupt-parent = <&intc>;
  98. interrupts = <31 0>;
  99. reg-io-width = <1>;
  100. reg-shift = <2>;
  101. fifo-size = <1>;
  102. no-loopback-test;
  103. status = "disabled";
  104. };
  105. watchdog0: watchdog@3260 {
  106. compatible = "realtek,rtl9300-wdt";
  107. reg = <0x3260 0xc>;
  108. realtek,reset-mode = "soc";
  109. clocks = <&lx_clk>;
  110. timeout-sec = <30>;
  111. interrupt-parent = <&intc>;
  112. interrupt-names = "phase1", "phase2";
  113. interrupts = <5 4>, <6 4>;
  114. };
  115. gpio0: gpio-controller@3300 {
  116. compatible = "realtek,rtl9300-gpio", "realtek,otto-gpio";
  117. reg = <0x3300 0x1c>, <0x3338 0x8>;
  118. gpio-controller;
  119. #gpio-cells = <2>;
  120. ngpios = <24>;
  121. interrupt-controller;
  122. #interrupt-cells = <2>;
  123. interrupt-parent = <&intc>;
  124. interrupts = <13 1>;
  125. };
  126. };
  127. switchcore@1b000000 {
  128. compatible = "syscon", "simple-mfd";
  129. reg = <0x1b000000 0x10000>;
  130. #address-cells = <1>;
  131. #size-cells = <1>;
  132. i2c_mst1: i2c@36c {
  133. compatible = "realtek,rtl9301-i2c";
  134. reg = <0x36c 0x18>;
  135. #address-cells = <1>;
  136. #size-cells = <0>;
  137. status = "disabled";
  138. };
  139. i2c_mst2: i2c@388 {
  140. compatible = "realtek,rtl9301-i2c";
  141. reg = <0x388 0x18>;
  142. #address-cells = <1>;
  143. #size-cells = <0>;
  144. status = "disabled";
  145. };
  146. mdio_ctrl: mdio-controller {
  147. compatible = "realtek,rtl9301-mdio", "realtek,otto-mdio";
  148. #address-cells = <1>;
  149. #size-cells = <0>;
  150. mdio_bus0: mdio-bus@0 {
  151. reg = <0>;
  152. #address-cells = <1>;
  153. #size-cells = <0>;
  154. };
  155. };
  156. mdio_aux: mdio-aux {
  157. compatible = "realtek,rtl9300-aux-mdio";
  158. #address-cells = <1>;
  159. #size-cells = <0>;
  160. pinctrl-0 = <&pinmux_gpio_mdio_en>;
  161. pinctrl-names = "default";
  162. status = "disabled";
  163. };
  164. mdio_serdes: mdio-serdes {
  165. compatible = "realtek,rtl9301-serdes-mdio", "realtek,otto-serdes-mdio";
  166. };
  167. pcs {
  168. compatible = "realtek,rtl9301-pcs", "realtek,otto-pcs";
  169. #address-cells = <1>;
  170. #size-cells = <0>;
  171. serdes0: serdes@0 {
  172. reg = <0>;
  173. };
  174. serdes1: serdes@1 {
  175. reg = <1>;
  176. };
  177. serdes2: serdes@2 {
  178. reg = <2>;
  179. };
  180. serdes3: serdes@3 {
  181. reg = <3>;
  182. };
  183. serdes4: serdes@4 {
  184. reg = <4>;
  185. };
  186. serdes5: serdes@5 {
  187. reg = <5>;
  188. };
  189. serdes6: serdes@6 {
  190. reg = <6>;
  191. };
  192. serdes7: serdes@7 {
  193. reg = <7>;
  194. };
  195. serdes8: serdes@8 {
  196. reg = <8>;
  197. };
  198. serdes9: serdes@9 {
  199. reg = <9>;
  200. };
  201. serdes10: serdes@10 {
  202. reg = <10>;
  203. };
  204. serdes11: serdes@11 {
  205. reg = <11>;
  206. };
  207. };
  208. soc_thermal: thermal {
  209. compatible = "realtek,rtl9300-thermal";
  210. #thermal-sensor-cells = <0>;
  211. };
  212. };
  213. pinmux@1b000200 {
  214. compatible = "pinctrl-single";
  215. reg = <0x1b000200 0x4>;
  216. pinctrl-single,bit-per-mux;
  217. pinctrl-single,register-width = <32>;
  218. pinctrl-single,function-mask = <0x1>;
  219. #pinctrl-cells = <2>;
  220. /* Enable GPIO 19 */
  221. pinmux_disable_led_sync: disable-led-sync {
  222. pinctrl-single,bits = <0x0 0x0 0x800>;
  223. };
  224. pinmux_enable_led_sync: enable-led-sync {
  225. pinctrl-single,bits = <0x0 0x800 0x800>;
  226. };
  227. /* Enable GPIO 18 */
  228. pinmux_disable_usb_led: disable-usb-led {
  229. pinctrl-single,bits = <0x0 0x0 0x400>;
  230. };
  231. pinmux_enable_usb_led: enable-usb-led {
  232. pinctrl-single,bits = <0x0 0x400 0x400>;
  233. };
  234. /* Disable SLV SPI CS - freeing any associated GPIOs */
  235. pinmux_disable_slv_spi_cs: disable-slv-spi-cs {
  236. pinctrl-single,bits = <0x0 0x0 0x3E0>;
  237. };
  238. /* Disable SLV SPI SDO - freeing any associated GPIOs */
  239. pinmux_disable_slv_spi_sdo: disable-slv-spi-sdo {
  240. pinctrl-single,bits = <0x0 0x0 0x1F>;
  241. };
  242. };
  243. pinmux@1b00c600 {
  244. compatible = "pinctrl-single";
  245. reg = <0x1b00c600 0x4>;
  246. pinctrl-single,bit-per-mux;
  247. pinctrl-single,register-width = <32>;
  248. pinctrl-single,function-mask = <0x1>;
  249. #pinctrl-cells = <2>;
  250. pinmux_gpio_mdio_en: gpio-mdio-en {
  251. pinctrl-single,bits = <0x0 0x100 0x100>;
  252. };
  253. };
  254. pinmux_led: pinmux@1b00cc00 {
  255. compatible = "pinctrl-single";
  256. reg = <0x1b00cc00 0x4>;
  257. pinctrl-single,bit-per-mux;
  258. pinctrl-single,register-width = <32>;
  259. pinctrl-single,function-mask = <0x1>;
  260. #pinctrl-cells = <2>;
  261. /* enable GPIO 0 */
  262. pinmux_disable_sys_led: disable_sys_led {
  263. pinctrl-single,bits = <0x0 0x0 0x1000>;
  264. };
  265. };
  266. ethernet0: ethernet@1b00a300 {
  267. compatible = "realtek,rtl838x-eth";
  268. reg = <0x1b00a300 0x100>;
  269. interrupt-parent = <&intc>;
  270. interrupts = <24 3>;
  271. phy-mode = "internal";
  272. fixed-link {
  273. speed = <1000>;
  274. full-duplex;
  275. };
  276. };
  277. switch0: switch@1b000000 {
  278. compatible = "realtek,rtl83xx-switch";
  279. status = "okay";
  280. interrupt-parent = <&intc>;
  281. interrupts = <23 2>;
  282. };
  283. thermal_zones: thermal-zones {
  284. cpu-thermal {
  285. polling-delay-passive = <1000>;
  286. polling-delay = <1000>;
  287. coefficients = <1000 0>;
  288. thermal-sensors = <&soc_thermal>;
  289. trips {
  290. critical {
  291. temperature = <105000>;
  292. hysteresis = <2000>;
  293. type = "critical";
  294. };
  295. };
  296. };
  297. };
  298. };