| 1234567891011121314151617181920212223242526272829 |
- From b0fcb4b413028376894feaaaf62bcb09ab1b52f2 Mon Sep 17 00:00:00 2001
- From: Mathias Kresin <[email protected]>
- Date: Thu, 13 Apr 2017 09:23:54 +0200
- Subject: [PATCH] mtd: spi-nor: enable stateless 4b op codes for mx25u25635f
- All required stateless 4-byte op codes are supported by this flash
- chip. The stateless 4-byte support can't be autodetected due to a
- missing 4-byte Address Instruction Table in SFDP.
- Fixes hangs on reboot for SoCs expecting the flash chip in 3byte mode.
- Signed-off-by: Mathias Kresin <[email protected]>
- Acked-by: Marek Vasut <[email protected]>
- Signed-off-by: Cyrille Pitchen <[email protected]>
- ---
- drivers/mtd/spi-nor/spi-nor.c | 2 +-
- 1 file changed, 1 insertion(+), 1 deletion(-)
- --- a/drivers/mtd/spi-nor/spi-nor.c
- +++ b/drivers/mtd/spi-nor/spi-nor.c
- @@ -1017,7 +1017,7 @@ static const struct flash_info spi_nor_i
- { "mx25l12805d", INFO(0xc22018, 0, 64 * 1024, 256, 0) },
- { "mx25l12855e", INFO(0xc22618, 0, 64 * 1024, 256, 0) },
- { "mx25l25635e", INFO(0xc22019, 0, 64 * 1024, 512, 0) },
- - { "mx25u25635f", INFO(0xc22539, 0, 64 * 1024, 512, SECT_4K) },
- + { "mx25u25635f", INFO(0xc22539, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_4B_OPCODES) },
- { "mx25l25655e", INFO(0xc22619, 0, 64 * 1024, 512, 0) },
- { "mx66l51235l", INFO(0xc2201a, 0, 64 * 1024, 1024, SPI_NOR_QUAD_READ) },
- { "mx66l1g55g", INFO(0xc2261b, 0, 64 * 1024, 2048, SPI_NOR_QUAD_READ) },
|
