qcom-ipq8064-v2.0.dtsi 969 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. #include "qcom-ipq8064.dtsi"
  2. / {
  3. aliases {
  4. serial0 = &gsbi4_serial;
  5. };
  6. chosen {
  7. stdout-path = "serial0:115200n8";
  8. };
  9. reserved-memory {
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. ranges;
  13. rsvd@41200000 {
  14. reg = <0x41200000 0x300000>;
  15. no-map;
  16. };
  17. };
  18. };
  19. &gsbi4 {
  20. qcom,mode = <GSBI_PROT_I2C_UART>;
  21. status = "okay";
  22. serial@16340000 {
  23. status = "okay";
  24. };
  25. /*
  26. * The i2c device on gsbi4 should not be enabled.
  27. * On ipq806x designs gsbi4 i2c is meant for exclusive
  28. * RPM usage. Turning this on in kernel manifests as
  29. * i2c failure for the RPM.
  30. */
  31. };
  32. &CPU_SPC {
  33. status = "okay";
  34. };
  35. &pcie0 {
  36. compatible = "qcom,pcie-ipq8064-v2";
  37. };
  38. &pcie1 {
  39. compatible = "qcom,pcie-ipq8064-v2";
  40. };
  41. &pcie2 {
  42. compatible = "qcom,pcie-ipq8064-v2";
  43. };
  44. &sata {
  45. ports-implemented = <0x1>;
  46. };
  47. &ss_phy_0 {
  48. qcom,rx-eq = <2>;
  49. qcom,tx-deamp_3_5db = <32>;
  50. qcom,mpll = <5>;
  51. };
  52. &ss_phy_1 {
  53. qcom,rx-eq = <2>;
  54. qcom,tx-deamp_3_5db = <32>;
  55. qcom,mpll = <5>;
  56. };