FRITZ7360SL.dts 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
  1. /dts-v1/;
  2. #include "vr9.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "avm,fritz7360sl", "lantiq,xway", "lantiq,vr9";
  6. model = "FRITZ7360SL - 1&1 HomeServer";
  7. chosen {
  8. bootargs = "console=ttyLTQ0,115200";
  9. };
  10. aliases {
  11. led-boot = &power_green;
  12. led-failsafe = &power_red;
  13. led-running = &power_green;
  14. led-dsl = &info_green;
  15. led-wifi = &wifi;
  16. };
  17. memory@0 {
  18. reg = <0x0 0x8000000>;
  19. };
  20. fpi@10000000 {
  21. localbus@0 {
  22. nor-boot@0 {
  23. compatible = "lantiq,nor";
  24. bank-width = <2>;
  25. reg = <0 0x0 0x1000000>;
  26. #address-cells = <1>;
  27. #size-cells = <1>;
  28. partitions {
  29. compatible = "fixed-partitions";
  30. #address-cells = <1>;
  31. #size-cells = <1>;
  32. urlader: partition@0 {
  33. label = "urlader";
  34. reg = <0x00000 0x20000>;
  35. read-only;
  36. };
  37. partition@20000 {
  38. label = "firmware";
  39. reg = <0x20000 0xf60000>;
  40. };
  41. partition@f80000 {
  42. label = "tffs (1)";
  43. reg = <0xf80000 0x40000>;
  44. read-only;
  45. };
  46. partition@fc0000 {
  47. label = "tffs (2)";
  48. reg = <0xfc0000 0x40000>;
  49. read-only;
  50. };
  51. };
  52. };
  53. };
  54. gpio: pinmux@E100B10 {
  55. pinctrl-names = "default";
  56. pinctrl-0 = <&state_default>;
  57. state_default: pinmux {
  58. mdio {
  59. lantiq,groups = "mdio";
  60. lantiq,function = "mdio";
  61. };
  62. phy-rst {
  63. lantiq,pins = "io37", "io44";
  64. lantiq,pull = <0>;
  65. lantiq,open-drain;
  66. lantiq,output = <1>;
  67. };
  68. pcie-rst {
  69. lantiq,pins = "io38";
  70. lantiq,pull = <0>;
  71. lantiq,output = <1>;
  72. };
  73. };
  74. };
  75. ifxhcd@E101000 {
  76. status = "okay";
  77. lantiq,portmask = <0x3>;
  78. };
  79. ifxhcd@E106000 {
  80. status = "okay";
  81. };
  82. };
  83. gphy-xrx200 {
  84. compatible = "lantiq,phy-xrx200";
  85. firmware = "lantiq/vr9_phy11g_a2x.bin";
  86. phys = [ 00 01 ];
  87. };
  88. gpio-keys-polled {
  89. compatible = "gpio-keys-polled";
  90. #address-cells = <1>;
  91. #size-cells = <0>;
  92. poll-interval = <100>;
  93. dect {
  94. label = "dect";
  95. gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
  96. linux,code = <KEY_PHONE>;
  97. };
  98. wifi {
  99. label = "wifi";
  100. gpios = <&gpio 29 GPIO_ACTIVE_HIGH>;
  101. linux,code = <KEY_WLAN>;
  102. };
  103. };
  104. gpio-leds {
  105. compatible = "gpio-leds";
  106. power_green: power {
  107. label = "fritz7360sl:green:power";
  108. gpios = <&gpio 32 GPIO_ACTIVE_LOW>;
  109. default-state = "keep";
  110. };
  111. power_red: power2 {
  112. label = "fritz7360sl:red:power";
  113. gpios = <&gpio 33 GPIO_ACTIVE_LOW>;
  114. };
  115. info_red {
  116. label = "fritz7360sl:red:info";
  117. gpios = <&gpio 34 GPIO_ACTIVE_LOW>;
  118. };
  119. info_green: info_green {
  120. label = "fritz7360sl:green:info";
  121. gpios = <&gpio 47 GPIO_ACTIVE_LOW>;
  122. };
  123. wifi: wifi {
  124. label = "fritz7360sl:green:wlan";
  125. gpios = <&gpio 36 GPIO_ACTIVE_LOW>;
  126. };
  127. dect {
  128. label = "fritz7360sl:green:dect";
  129. gpios = <&gpio 35 GPIO_ACTIVE_LOW>;
  130. };
  131. };
  132. };
  133. &eth0 {
  134. lan: interface@0 {
  135. compatible = "lantiq,xrx200-pdi";
  136. #address-cells = <1>;
  137. #size-cells = <0>;
  138. reg = <0>;
  139. mtd-mac-address = <&urlader 0xa91>;
  140. mtd-mac-address-increment = <(-2)>;
  141. lantiq,switch;
  142. ethernet@0 {
  143. compatible = "lantiq,xrx200-pdi-port";
  144. reg = <0>;
  145. phy-mode = "rmii";
  146. phy-handle = <&phy0>;
  147. };
  148. ethernet@1 {
  149. compatible = "lantiq,xrx200-pdi-port";
  150. reg = <1>;
  151. phy-mode = "rmii";
  152. phy-handle = <&phy1>;
  153. };
  154. ethernet@2 {
  155. compatible = "lantiq,xrx200-pdi-port";
  156. reg = <2>;
  157. phy-mode = "gmii";
  158. phy-handle = <&phy11>;
  159. };
  160. ethernet@3 {
  161. compatible = "lantiq,xrx200-pdi-port";
  162. reg = <4>;
  163. phy-mode = "gmii";
  164. phy-handle = <&phy13>;
  165. };
  166. };
  167. mdio@0 {
  168. #address-cells = <1>;
  169. #size-cells = <0>;
  170. compatible = "lantiq,xrx200-mdio";
  171. phy0: ethernet-phy@0 {
  172. reg = <0x00>;
  173. compatible = "ethernet-phy-ieee802.3-c22";
  174. reset-gpios = <&gpio 37 GPIO_ACTIVE_LOW>;
  175. };
  176. phy1: ethernet-phy@1 {
  177. reg = <0x01>;
  178. compatible = "ethernet-phy-ieee802.3-c22";
  179. reset-gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
  180. };
  181. phy11: ethernet-phy@11 {
  182. reg = <0x11>;
  183. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  184. };
  185. phy13: ethernet-phy@13 {
  186. reg = <0x13>;
  187. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  188. };
  189. };
  190. };
  191. &pcie0 {
  192. pcie@0 {
  193. reg = <0 0 0 0 0>;
  194. #interrupt-cells = <1>;
  195. #size-cells = <2>;
  196. #address-cells = <3>;
  197. device_type = "pci";
  198. wifi@168c,002e {
  199. compatible = "pci168c,002e";
  200. reg = <0 0 0 0 0>;
  201. qca,no-eeprom; /* load from ath9k-eeprom-pci-0000:01:00.0.bin */
  202. };
  203. };
  204. };